Take a sneak peek at the new NIST.gov and let us know what you think!
(Please note: some content may not be complete on the beta site.).

View the beta site
NIST logo

Publication Citation: Accelerated Stress Test Assessment of Through-Silicon Vias Using RF Signals

NIST Authors in Bold

Author(s): Chukwudi A. Okoro; Pavel Kabos; Jan Obrzut; Klaus Hummler; Yaw S. Obeng;
Title: Accelerated Stress Test Assessment of Through-Silicon Vias Using RF Signals
Published: June 01, 2013
Abstract: In this work, radio frequency (RF) signal is demonstrated as an effective metrology tool for the assessment of the effect of thermal cycling on the reliability of through-silicon via (TSV) stacked dies. It was found that RF signal integrity of TSV daisy chain degraded with thermal cycling. Early failures were observed in the reliability analysis of the TSV daisy chain and were attributed to processing related variability across wafer. The maximum failure rate was found to occur at 500 cycles, caused by the initiation and the propagation of defects. Analysis performed using the traditional DC resistance (RDC) measurement technique showed that the increase resistance scaled with the number of thermal cycles. This suggests that change in the resistance of the TSV daisy chain is a significant electrical equivalent circuit parameter contributor to the observed increase in the transmission coefficient due to thermal cycling.
Citation: IEEE Transactions on Electron Devices
Volume: 60
Issue: 6
Pages: pp. 2015 - 2021
Research Areas: Microelectronics, Electromagnetics
DOI: http://dx.doi.org/10.1109/TED.2013.2257791  (Note: May link to a non-U.S. Government webpage)
PDF version: PDF Document Click here to retrieve PDF version of paper (996KB)