

2007

### What is 3D IC integration and what metrology is needed?

leti

MINATEC

**Patrick Leduc** 

œ



### Outline

- Challenges of advanced interconnects
- 3D integration for Integrated Circuits (3D ICs)
- Applications for 3D ICs
- 3D IC technologies: Integration approaches and main players
- Metrology needs for 3D integration
  - Alignment accuracy during wafer bonding
  - Bonding interface quality
  - Substrate thinning quality
  - Via realization (patterning, isolation and filling)
- The future of 3D ICs: Hybrid "Nano/CMOS" 3D ICs
- Summary

© CEA 2006. Tous droits réservés. Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



### Challenges of advanced interconnects

 Today, More than 50% of dynamic power consumption is due to interconnects. This rate is projected to increase.



[Nir Magen et al, Proc. of the 2004 international workshop on System level interconnect prediction, France, pp 7-13, 2004]

 Global Interconnect length doesn't scale with transistors and local wires. Because of functionality increase, chip size remains relatively constant.

[Havemann et al., IEEE, Vol. 89 (5), May 2001]

 RC delay is increasing exponentially. For 65nm node, RC delay in 1mm global wire at minimum pitch is ~100 times higher than NMOSFET intrinsic delay [ITRS07].

[ITRS 2007]

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA





## 3D integration for ICs

3D integration consists of stacking Integrated Circuits and connecting them vertically



- Replacing long horizontal with short vertical interconnects
  - Addressing RC delay, crosstalk and power consumption
  - Reducing form factor
- Enabling the integration of heterogeneous devices and technologies (Memory, logic, RF, analog, sensors, ...)
  - Cost reduction compared to SoC
  - Enable new functionalities
- Enable higher fault resistance thanks to the high connectivity of 3D IC.

© CEA 2006. Tous droits réservés.

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



## 3D integration for ICs

#### Fault resistance



Bob Patti (Tezzaron), Conference on 3D Architectures for Semiconductor Integration and Packaging, 31oct-2nov 2006, SF, CA

© CEA 2006. Tous droits réservés. Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



## 3D integration for ICs

#### Fault resistance



Bob Patti (Tezzaron), Conference on 3D Architectures for Semiconductor Integration and Packaging, 31oct-2nov 2006, SF, CA

© CEA 2006. Tous droits réservés. Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



<u>ne</u>r

### 3D integration for ICs

#### "Fusion Era"

• "We are at the doorstep of the largest shift in the semiconductor industry ever, one that will dwarf the PC and even the consumer electronics eras"

• "The core element needed to usher in the new age will be a complex integration of different types of devices such as memory, logic, sensor, processor and software, together with new materials, and advanced die stack technologies, ... all based on 3D silicon technology"

Dr. Chang-Gyu Hwang, president-CEO, Samsung Semiconductor, IEDM conference, Dec. 2006

CEA 2006. Tous droits réservés. Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



### Applications of 3D integration



All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



## 3D IC technologies

3D IC

Strata 2

Strata 1

#### Substrate: SOI or Bulk Si

#### **Bonding technique:**

 Die-to-die, die-to-wafer, wafer-towafer

- Before or after substrate thinning
- Face-to-face or face-to-back

 Direct bonding (SiO2), bonding with glue, metallic bonding (Cu, SnCu alloy)

#### Via realization:

 <u>Via first</u>: pre-process (Front-End), Mid-process (after contact), postprocess (after Cu interconnects)

- Via last: after bonding
- Cu, W, poly Si

© CEA 2006. Tous droits réservés.

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



### Via first & Cu<sub>x</sub>Sn bonding (w/ or w/o glue)

Via first & Cu<sub>s</sub>Sn alloy bonding





K. Williams et al., 3D Architectures for Semiconductor Integration and Packaging Conf., 31oct-2nov 2006, SF, CA



RTI, Pitch ~20µm, die-towafer, glue layer for fine pitch

Cu



Integration and Packaging Conf., 31oct-2nov 2006, SF, Teresperoduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA



#### Via first & Cu thermo-compression (w/ or w/o glue)

Via first & Cu thermo-compression bonding



P. De Moor et al., MRS fall 2006

192

Multi-level on-chip interconne



Spring 2005



#### Intel, Pitch <10µm





#### Tezzaron, Pitch ~10µm

R. Patti et al., RTI Conf., 2006,

© CEA 2006. Tous droits réservés. Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA





### Via first & SiO<sub>2</sub> direct bonding





#### Ziptronix, SiO₂ bonding (DBI<sup>™</sup>), pitch <10µm

P. Enquist et al., 3D Architectures for Semiconductor Integration and Packaging Conf., 31oct-2nov 2006, SF, CA

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document estimatori asans l'autorisation écrite préalable du CEA All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



# SiO<sub>2</sub> bonding & via last



A.W. Topol et al., IEDM 2006



R. Chatterjee et al., IITC 2007 (To be published)

P. Leduc et al. IITC 2007 (To be published)



#### **CEA Léti - MINATEC /** Alliance, SiO<sub>2</sub> bonding, pitch ~5µm (SOI)





#### MIT Lincoln (SOI), 8µm pitch

© CEA 2006. Tous droits réservés.

W plugs

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA

Patrick Leduc - Conference on Frontiers of Characterization and Metrology for Nanoelectronics; March 27-29, 2007 14

œ



# SiO<sub>2</sub> bonding & Capacitance coupling





MINATEC

æ

2007

## **3D IC technologies**

- Generic technologies to be developed
  - Bonding with alignment (face-to-face and face-to-back)
  - Si thinning (Si bulk and SOI substrates)
  - 3D via realization
- Design/Reliability concerns
  - Thermal management => specific heat spreader needed?
  - Electrical coupling => specific design rules needed?
- Associated metrology and characterization
  - Wafer alignment accuracy (during bonding)
  - Bonding quality (interface defects, adhesion strength)
  - Si thinning (thickness control, roughness, surface defects, crystalline defects, stress relaxation, wafer edge control for postprocessing)
  - Via realization (filling quality, electrical contact, reliability)

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



<u>re</u>r

## Alignment accuracy during bonding

 Alignment accuracy determines the pad size and, by consequence, the maximum vertical interconnect density.

- It depends on bonding technique:
  - Face-to-Face ⇔ Face-to-Back
  - Glue Glue Direct bonding
  - Die-to-Wafer ⇔ Wafer-to-Wafer
- It depends also on:
  - Wafer flatness
  - Wafer co-planarity
  - Heat uniformity and mechanical noise during alignment and bonding.



#### Wafer-to-wafer alignment accuracy



<sup>©</sup> CEA 2006. Tous droits réservés.

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



<u>æ</u>

### Wafer-to-wafer alignment

• Non-destructive alignment control is challenging because of silicon substrate non-transparency in visible light ( $\lambda$  < 1µm)

- Alignment control after bonding and before substrate thinning:
  - IR microscopy needed trough thinned bulk silicon
  - Relative low resolution (λ ~1μm)
- Alignment control after bonding and after substrate thinning:
  - Advantage of SOI substrate (no bulk Si left after thinning)





# Wafer bonding quality

- Process requirements:
  - Low temperature process, compatible with BEOL (T<400°C))</li>
  - Low interface defectivity and high interface adhesion

#### Characterization and metrology:

- Before bonding:
  - Initial wafer curvature (maximum wafer bow and wrap)
  - Surface roughness, flatness, hydrophobic properties for dielectric bonding, contamination
- After bonding:
  - Interface defectivity
  - Interface adhesion

© CEA 2006. Tous droits réservés. Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



# Wafer bonding quality

- Interface defectivity => non-destructive metrology needed
  - Interface control through non-transparent Si bulk
  - IR and Acoustic Microscopy: low resolution (<λ)
  - Interface control with circuits



© CEA 2006. Tous droits réservés

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



## Wafer bonding quality

#### Interface adhesion measurement:

- Wedge-opening test (Maszara technique) need to be adapted to patterned wafers (with interconnects)
- 4-pts bending technique can be used (the correlation with Maszara technique is not obvious: different phase angle)

W.P. Maszara et al., J. Appl. Phys., 64 (10), Nov 1988



#### Wedge-opening test



© CEA 2006. Tous droits réservés.

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



## Substrate thinning

- SOI substrate: etch stop layer
- Si bulk substrate (thinned down to <10µm):</li>
  no etch stop layer...

#### Thickness control:

- In-situ metrology needed for Si thickness uniformity control and endpoint detection (FTIR spectroscopy, ...)
- With circuits: effect of dopants, devices, etc... on thickness control (micro-focusing needed)

#### Compatibility with FEOL devices:

- Stress relaxation in Si (Raman Spectro.)
- Crystalline defects in Si (chemical decoration, X-ray topography, TEM)
- Surface contamination control (metallic



© CEA 2006. Tous droits réservés. **Contamination, particles** du utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA Contamination, particles du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA

Patrick Leduc - Conference on Frontiers of Characterization and Metrology for Nanoelectronics; March 27-29, 2007 22

œ

MINATEC



## Substrate thinning

 Compatibility with BEOL interconnects: Interconnect (ULK/air-gap) mechanical integrity

 Compatibility with 3D integration: Bonding interface integrity if the Si thinning if performed after bonding (especially with multi-layer stacking)

#### Compatibility for post-thinning process:

- Wafer edge quality
- Surface quality (roughness, contamination)



© CEA 2006. Tous droits réservés.

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



MINATEC

ന്ന

### **3D Super-Via realization**

#### Process requirement:

- BEOL thermal compatibility (T<400°C)</li>
- FEOL electrical compatibility: minimal capacitance coupling, metallic contamination in silicon
- High aspect ratio (AR) => void management

#### Metrology:

Etching – filling: FIB-SEM / TEM observation => deep via !!

#### Electrical characterization and Reliability:

- Via/Pad contact resistance
- Thermo-mechanical stress



© CEA 2006. Tous droits réservés. Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



MINATEC

æ

2007

## Future of 3D ICs: Hybrid 3D ICs

 The future of 3D ICs consists of co-integrating nanomaterials to CMOS.

 1st objective: use 3D technology to increase IC functionality and performance thanks to nanomaterials properties.

2nd objective: adapt actual technology to real
 3D technologies with vertical devices.

 Characterization and metrology challenges : characterization of single nanomaterial, and characterization of nanomaterial properties in their environment.



S. Fujita et al., Conference on Nanotechnology, IEEE, Vol. 1, Pp. 314-317, June 2006

CMOL (CMOS / Molecular)



Stan et al., VLSI Design 2006



Franz Kreupl, Microelectronic Engineering, Vol. 64, (1-4) Oct. 2002, Pp. 399-408

sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA

<sup>©</sup> CEA 2006. Tous droits réservés.



### Summary



æ

 3D integration enables improvements in IC performance, power consumption, system functionality and form factor. 3D technology is an alternative solution to scaling issue in CMOS circuits.

 A lot of specific 3D technologies are being developed in parallel in research centers. Nevertheless, several generic technologies can be identified as bonding with alignment, Si thinning and 3D via realization.

- Several metrology and characterization challenges appear:
  - Wafer alignment accuracy during bonding
  - Bonding interface defectivity and adhesion control through silicon
  - In-situ Si substrate thickness control during Si thinning (with circuits), CMOS compatibility (stress, crystalline defects, ULK/Air-Gap integrity)
  - Via realization (filling quality, electrical contact, reliability)

• For future Hybrid 3D ICs, characterization and metrology challenges will be linked to the characterization of single nanomaterial properties in their environment.

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



### Acknowledgements

• To CEA-Léti people who participate to the project :

Layer transfer group: Barbara CHARLET, Marc ZUSSY, Léa DI CIOCCIO Bonding with alignment group: Thierry ENOT, Nicolas SILLON Patterning Group: Antonio ROMAN, Michel HEITZMANN, Olivier LOUVEAU Deposition Group: Laurent VANDROUX, Anne ROULE, P.H. HAUMESSER Design group: Gerald CIBRARIO, Olivier ROZEAU, Olivier THOMAS, Marc BELLEVILLE

Simulation group: Francois DE CRECY, Gilles LECARVAL, Jean-Charles BARBE

BEOL integration Group: Maxime ROUSSEAU, Sylvain MAITREJEAN

To Alliance People who participate to the project:

Freescale Austin: Robert JONES, Scott POZDER, Ritwik CHATTERJEE, Eddie ACOSTA

**STMicroelectronics Crolles: Alexis FARCY** 

**Philips Leuven: Viet N'GUYEN** 

#### Thank you for your attention ! Contact: patrick.leduc@cea.fr

© CEA 2006. Tous droits réservés. Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



#### You will be welcome to the 7<sup>th</sup> Leti Annual Review, 18 and 19 June 2007 at Minatec

For more information : www.leti.fr



MINATEC

image cho

