CHIPS NAPMP & NASA AMES Advanced Packaging Summit

April 18–19, 2024 NASA Ames Conference Center (Moffett Field, CA)





NAPMP Overview and Update

Daniel Berger, Associate Director of the NAPMP



Disclaimer



- Statements and responses to questions about advanced microelectronics research and development programs in this summit:
 - Are informational, pre-decisional, and preliminary in nature,
 - Do not constitute a commitment and are not binding on NIST or the Department of Commerce,
 - Are subject in their entirety to any final action by NIST or the Department of Commerce.
- Nothing in this presentation is intended to contradict or supersede the requirements published in current or future policy documents or Notices of Funding Opportunity, which are the controlling documents.



NAPMP Proposer's Day – March 12th









Substrates NOFO (full text)



We encourage you to begin identifying your individual contributions to the ecosystem as well as partners who can help accomplish the vision and goals of the NAPMP.



CHIPS for America



\$39 billion for incentives

Two component programs to:

- 1. Attract large-scale investments in advanced technologies such as leadingedge logic and memory, and advanced packaging
- Incentivize expansion of manufacturing capacity for mature and other types of semiconductors

PACKAGING

\$11 billion for R&D

Four integrated programs to:

- Conduct research and prototyping of advanced semiconductor technology
- 2. Strengthen semiconductor advanced packaging, assembly, and test
- 3. Enable advances in measurement science, standards, material characterization, instrumentation, testing, and manufacturing

Workforce Initiatives

\$2 billion for DoD Microelectronics Commons

A national network that will create direct pathways to commercialization for US microelectronics researchers and designers from "lab to fab."



CHIPS R&D Programs





Establishing Advanced Packaging in the U.S.



The National The Chiplet Design in the U.S., Packaging Technology Advanced and Design build in the U.S., Investment Areas Roadmaps Packaging Piloting and sell worldwide Ecosystem Facility (NAPPF) • All aspects of Successful Chiplet discovery, Key to facilitating NIST-sponsored technologies development disaggregation and roadmaps: high-volume required to develop efforts will be reaggregation MRHIEP, manufacturing a leading-edge onmethodologies, transitioned and Piloting and MAESTRO and shore advanced protocols, standards, validated for MAPT prototyping fabrication and scaled transition to packaging functions • Other roadmaps: manufacturing warehousing design U.S. manufacturing HIR and IRDS capability for test, repair and reliability, and holistic design tools and methodologies





Advanced packaging is all about scale

The difference now is scale:





CONN

We do it today — but with complexity and added hierarchy





Simplify packaging and make it cost effective to manufacture in the US



The Role of the package



Mechanical protection

- Handling
- Stability

Environmental protection

- Moisture
- Hermeticity
- Corrosion

Thermal protection

- Heat spreading
- Heat sinking
- Hotspot reduction

To protect and to serve





NAPMP Structure: six hardware and eco-system thrusts + piloting facility + prototyping challenges

cosystem



Substrates & materials are the platform for heterogeneous integration of dielets

Equipment, tools & processes are needed to pattern substrates and assemble dielets and passivate assemblies

Thermal management and efficient power delivery are critical needs

> Photonics and connectors allow the assembly to interact with the outside world

Automated design for test, repair, security, and reliability; substrate and process dependent

The chiplet eco system is crucial for any implementation of advanced packaging

The NAPPF provides a test bed for integration of the different investment areas and also functions as a piloting and prototyping facility



The National Advanced Packaging Piloting Facility (NAPPF) - Where it all comes together



- Investment Area Thrusts should connect activities with the APPF
- NAPPF will be focused on integrated process flows that can reach commercial scale
- NAPPF will be focused on validating new technology specifications, compatibility with other processes, yield, and reliability
- The NAPPF will be focused on assessing technologies for scaled transition to U.S. manufacturing including yield and reliability
- We will do this with baseline processes and prototyping and piloting exemplars



Choosing exemplars and corresponding baseline processes





Others: auto, extreme

AI and HPC

Low power edge communication devices

Medical Electronics

We could probably run two or three baseline processes in the NAPPF based on our three substrate types

*No decisions have been made on the number and types of processes



Advanced Packaging Summit

Plenary sessions:

- Exchange Ideas on Advanced Packaging The goals of the NAPMP program in the context of CHIPS for America, CHIPS Incention
- •

Tracks will include

1. Appli

- 4
- 5 Jung Topics
- I wot Needs & The Path to High-Volume Manufacturing 6
- Carriers to Adoption of Advanced Packaging
- **Challenges for Startups** 8.







We encourage you to begin identifying your individual contributions to the ecosystem as well as partners who can help accomplish the vision and goals of the NAPMP.



CHIPS NAPMP & NASA AMES Advanced Packaging Summit

April 18–19, 2024 NASA Ames Conference Center (Moffett Field, CA)





CHIPS National Advanced Packaging Manufacturing Program (NAPMP) Chiplet Ecosystem

Bapiraju Vinnakota, NAPMP Program Manager



Disclaimer Reminder



- Statements and responses to questions about advanced microelectronics research and development programs in this summit:
 - Are informational, pre-decisional, and preliminary in nature,
 - Do not constitute a commitment and are not binding on NIST or the Department of Commerce,
 - Are subject in their entirety to any final action by NIST or the Department of Commerce.
- Nothing in this presentation is intended to contradict or supersede the requirements published in current or future policy documents or Notices of Funding Opportunity, which are the controlling documents.



Establishing Advanced Packaging in the U.S.



The National The Chiplet Design in the U.S., Packaging Technology Advanced and Design build in the U.S., **Investment Areas** Roadmaps Packaging Piloting and sell worldwide Ecosystem Facility (NAPPF) • All aspects of Chiplet discovery, Successful Key to facilitating NIST-sponsored technologies development disaggregation and roadmaps: high-volume required to develop efforts will be reaggregation MRHIEP, manufacturing a leading-edge onmethodologies, transitioned and Piloting and MAESTRO and shore advanced protocols, standards, validated for MAPT prototyping fabrication and scaled transition to packaging functions • Other roadmaps: manufacturing warehousing design U.S. manufacturing HIR and IRDS capability for test, repair and reliability, and holistic

design tools and methodologies



NAPMP Priority Research Investment Areas

acosystem

Substrates & materials are the platform for heterogeneous integration of dielets

Equipment, tools & processes are needed to pattern substrates and assemble dielets and passivate assemblies

Thermal management and efficient power delivery are critical needs

> Photonics and connectors allow the assembly to interact with the outside world

Automated design for test, repair, security, and reliability; substrate and process dependent

The NAPPF provides a test bed for integration of the different investment areas and also functions as a piloting and prototyping facility

PACKAGING CHIPS for AMERICA

NAPPF: National Advanced Packaging Piloting Facility

The chiplet eco system is crucial for any implementation of advanced packaging





Industry Move to Chiplets: Motivation

- Build Big (Reticle busters)
- Build Fast (Modularity, Reuse)
- Build Cheap (Optimize function to process node)



Important Trends

- Soaring Product Costs
- Heterogeneous
 Architectures
- US Chiplet Leadership
- AI = More Memory + More Compute



Source: IBS July 2022.



https://finance.yahoo.com/news/firm-estimates-2nm-chip-now-160152130.html



Cost of Advanced Designs (\$MM)

HPC: Back to the Future







D. Reed, D. Gannon, J. Dongarra, "HPC Forecast: Cloudy and Uncertain", https://cacm.acm.org/research/hpc-forecast/

Addressing Challenges in Developing with Chiplets





Factors brought forward or made more complex

- Functional modularity
- Physical modularity
- Interconnect
- (Advanced) Packaging
- Test and operations
- Inventory

Trends: Packaging is Changing



- Packaging scaling accelerated in the recent past.
- Architectures have not evolved to exploit this scaling
- Cheaper/lighter D2D
 interconnect at finer pitches



S.S. Iyer, 2022 IEEE Electron Devices Technology and Manufacturing Conference Proceedings of Technical Papers



Advanced packaging blurs the line between a monolithic chip and a packaged assembly of heterogeneous chips



Scaling down features on the package:

- Making the features on the package approach those at the top level on a monolithic CMOS chip
- Connecting the dies to the package at pitches approaching the final via pitches on a chip
- Reducing the distance between dies that are assembled on a multi-chip package to approach the distance between IP blocks on a monolithic chip

Scaling out the package

- Accommodate a larger number of closely packed heterogeneous dies
- Address the power delivery, thermal dissipation, and external connection challenges
- Develop standards and protocols to accommodate this large and diverse set of chips (chiplets)



Advanced packaging allows us to change the way we put complex systems together¹



Adapting SoC methods to packaged systems

- IP blocks transformed into hardware verified dielets (chiplets)
 - Chiplets are IP designs
 - Chiplets are not small chips but need to be connected to complementary chiplets to function
 - Dielets are hardware instantiated chiplets
- Bare dielets are stacked (3D) or integrated side by side at fine pitch on an interconnect fabric (substrate)
- Dielets are heterogeneous
- A simpler and flatter hierarchy is possible



Chiplet discovery, disaggregation, and dielet reintegration



Faster/Cheaper Chiplet Integration Needs...



Component	Status
D2D Interconnect (Huge growth/awareness here)	UCIe, BoW, AIB, SuperChips, XSR
Test	IEEE 1838, IEEE P3405
Chiplet description	JEDEC-OCP JEP 30 CDXML
Size guardrails	



A Chiplet Integration Layer to Fully Leverage Advanced Packaging



Today's standards: Protocol integration Tomorrow: A simpler chiplet integration layer

- Physical Integration: Specs for size, power, mechanicals, thermals...
- Logic integration: Chiplets intimately integrated with wires, like IP.

Bond Pitch	Physical Integration	Logic Integration	Protocol Integration
50μ	\checkmark		

Integrate chiplets with EDA (not protocols)



Available Options to Create a Chiplet Ecosystem



	Parameter	Selection	
Bond Pitch Ο 50μ	Ο 10μ	2μ*	① 1μ*
Bonding Type Single	O Mixed*		
Chiplet Logic Traditional	O Package-opt	imized*	
Chiplet Ecosystem Single design	Closed ecosystem	Open ecosystem [*]	Integration layer*
Dimensions O Flat	Stacked*	Flat + Stacke	d*



Example: Enable Reuse of Today's Chiplets*



Туре	Purpose
Physical Utility Chiplets	No functional value in ASIP prototype and/or product, help test package design and process. e.g., thermal dielet
Logical Utility Chiplets	No visible impact to the product datapath, help connect two existing chiplets, operate a package, validate a design etc. e.g., translators
Functional Utility Chiplets	Non-differentiated functions, but essential to ASIP product development.



*"The vision of advanced packaging relies on the availability of high-reuse chiplets...This has not yet happened" CHIPS National Advanced Packaging Manufacturing Program (NAPMP) Briefing. https://www.nist.gov/news-events/events/chips-national-advanced-packaging-manufacturing-program-napmp-briefing

NAPMP Chiplet Approach



- Enable reuse of today's chiplets*
 - Use utility chiplets (e.g. translators) to glue today's chiplets together into prototypes and products
 - Create platforms that leverage trends in memory and I/O for faster/cheaper prototyping
 - Accelerate the development of an open chiplet economy/ecosystem

Create better integrated highly reusable smaller chiplets at fine pitches*

- Standards for physical/functional integration and manufacturing for cheaper/faster development and manufacturing e.g. chiplet warehousing
- Extreme proof points rack'n'pack 100s-1000s of heterogenous chiplets in one package
- 10/10/10 ecosystem that fully leverages advanced packaging 10 μ substrate pitch/10-person/\$10m to product
- Research focused on Chiplets Useability, Portability and Reuse*
 - Architecting for the future lowering derivative cost, and changing interfaces,
 - Resilient reliability systems not reliant on perfect die manufacturing and packaging assembly...
 - Algorithms to scale down design team size, chiplet discovery



*CHIPS National Advanced Packaging Manufacturing Program (NAPMP) Briefing

https://www.nist.gov/news-events/events/chips-national-advanced-packaging-manufacturing-program-napmp-briefing

Summary: Chiplet ecosystem crucial for advanced packaging



- **Today** potential to accelerate the development of an ecosystem by enabling more reuse of today's chiplets.
- **But** advanced packaging has been scaling more quickly in the recent past.
- Ultimately a chiplet ecosystem that fully leverages advanced packaging, enables high degree of reuse to dramatically reduce product development cost.

