


# Chiplets




PM: Bapiraju Vinnakota



October 22, 2024

# Disclaimer





Statements and responses to questions about advanced microelectronics research and development programs in this webinar:

- Are informational, pre-decisional, and preliminary in nature.
- Do not constitute a commitment and are not binding on NIST or the Department of Commerce.
- Are subject in their entirety to any final action by NIST or the Department of Commerce.


Nothing in this presentation is intended to contradict or supersede the requirements published in any future policy documents or Notices of Funding Opportunity.

# Key Dates




CHIPS for America QR Code:  
CHIPS NAPMP NOFO 2  
(full text)

# Outline



- Introduction
- Background and motivation
- Outcomes, Objectives, Tasks and targets
- Suggestions on how to respond to the Chiplets section
- Wrap up

# Industry Moves to Chiplets





- **Chiplets**

- A small, functionally targeted semiconductor chip that, when assembled at tight pitch and placement, results in a highly functional subsystem
- A single product integrates and assembles multiple chiplets connected to one another through die-to-die interfaces



- **Motivation**

- Build Big (Reticle busters)
- Build Fast (Modularity, Reuse)
- Build Better (Optimize function to process node)



Top: <https://www.nextplatform.com/2021/06/09/amd-on-why-chiplets-and-why-now/>  
Bottom: <https://www.tomshardware.com/news/intel-meteor-lake-cpus-for-desktops-incoming>

# A Chiplets/Systems Design Inflection Point Enabled by Advanced Packaging




Chiplets/Systems Today	With	Chiplets/Systems Tomorrow <sup>3</sup>
High-speed high-power interface	Wire abundance	<b>Scale-down</b> wire-like 2D/3D interface at 10 $\mu$ m and lower bond pitches
Monolithic wafer-scale	10-100x larger packages	<b>Scale-out</b> wafer-scale systems that exploit wire abundance
Board-like integration	Function & physical modularity	<b>Ecosystem</b> for IP-like heterogeneous chiplet integration

[1] P. Chiang, et al, "InFO\_oSTechnology for Advanced Chiplet Integration," 2021 IEEE 71<sup>st</sup> ECTC, San Diego, CA, USA, 2021, pp. 130-135.

[2] Illustrative, approximate wire density numbers estimated from current state of the art.

[3] NAPMP Vision Paper: [The Vision for the CHIPS for America National Advanced Packaging Manufacturing Program \(nist.gov\)](https://www.nist.gov/programs-projects/napmp-vision-paper)






# CHIPLTs Research & Design Area

- The R&D area focuses on new chiplet ecosystems that will fully leverage advanced packaging
  - “Wire abundance”: hundreds to thousands of wires between chiplets, instead of 10s to 100s
  - Ultra-large packages: hundreds to thousands of chiplets on package, more chiplets instead of bigger chiplets
  - Heterogeneous integration: function and physical chiplet modularity for faster, cheaper system development
- This investment in chiplets ecosystems is intended to achieve the following outcomes:
  - **3-5 years**: Demonstrated scaled-down, die-to-die (D2D) interfaces emerge that use wire abundance to enable a simpler connection between chiplets; implementations of powerful scale-out approaches such as a wafer-scale demonstrator that integrates several hundred chiplets; wafers of ecosystem-based chiplets that leverage 3D integration for use at the NAPPF and other advanced packaging facilities
  - **10 years**: Industry convergence around a set of chiplets ecosystems that leverage scale-down, scale-out and heterogeneous integration to reduce the cost and time to develop new products while offering greater power performance.

**Long term: Ecosystems are self-sustaining, used and improved by industry and academia**

# Objectives



Scale Down	Scale Out	Ecosystem	Tech Demonstrator
<ul style="list-style-type: none"> <li>Advanced packaging enables hundreds to thousands of wires between chiplets</li> <li>Innovate on a simple low power, low latency wire-like D2D interface at 10<math>\mu</math>m and lower bond pitches</li> <li>Inflection point in function and system design               <ul style="list-style-type: none"> <li>Designs that directly exploit wire abundance e.g. memory and/or memory management and/or interfaces</li> </ul> </li> </ul>	<ul style="list-style-type: none"> <li>Develop technologies to enable scaling towards 100s-1000s of chiplets on ultra-large packages (HP only)</li> <li>More chiplets instead of larger chiplets for high-performance systems.</li> <li>Designs, algorithms &amp; methods for scaled-out implementation &amp; operation.</li> </ul>	<ul style="list-style-type: none"> <li>Develop a modular socket-based chiplet based reference architecture</li> <li>Enable functional and physical modularity</li> <li>Develop chiplet designs within this architecture</li> <li>Define physical socket specifications for chiplet form factors               <ul style="list-style-type: none"> <li>physical parameters (e.g. dimensions, I/O, power)</li> </ul> </li> </ul>	<ul style="list-style-type: none"> <li>Context for innovation of scale-down and scale-out principles</li> <li>Demonstrate readiness for high-volume manufacturing</li> <li>Fabricate and assemble a demonstrator with chiplets and packages at 10<math>\mu</math>m bond pitch aggregated into a system running meaningful applications</li> <li>Applications must focus on one of two domains – high performance or low power.</li> </ul>

**Proposals must show an ability to leverage future expected bond pitch improvements from 10 $\mu$ m to 1 $\mu$ m**



# Example Targets: High Performance Domain

## Innovations in Scale-Down, Scale-out and Ecosystem

## Technology Demonstrator

### Scale-out with many chiplets

- >1 Peta OP FP32 simulated capability at 1000 on-pkg chiplets
- >1 PB/s on-pkg bandwidth


Logic  
Memory  
Networking

implementations

### Baseline System



### Variant System




■ Domain specific accelerators

### Unit Package

- 32 chiplets in a 3200 mm<sup>2</sup> Unit Pkg
- 2 chiplet differentiated variants
- ≤10 μm bond pad pitch

### System Demonstrator

- 8 Unit packages aggregated into one system per variant



### Application Demonstration

- 2 software application demonstrations per variant



context


### Modular Ecosystem

- Scalable chiplet architecture
- Chiplet based, modular functionality
- Modular socket definition

Modular Socket definition  
(dimensions, I/O, power)

### Scale-down

- 100s-1000s wires
- ≤10 μm bond pad pitch
- Wire-like interface




### Designs leveraging wire abundance


- e.g. new 3D memory, memory I/F chiplet, cache protocols...)


# Example Targets: Low Power Domain

## Innovations in Scale-Down and Ecosystem




## Technology Demonstrator





# Suggestions to responding to the Chiplets RDA




# Chipelets Concept Paper Response

Applicants must focus a submission on one of two exemplar application domains, high-performance or low power.

**For each technical target in the selected domain, applicants must indicate, in one consolidated table in the concept-paper submission, whether the project will meet, exceed, or not meet it.**

Proposals must address the following four required R&D output areas.



- **Scale-down** — Advances the state of the art to enable a simpler, cheaper, highly –parallel D2D interface and smaller chipelets made possible by wire abundance
- **Scale-out** (high-performance only) — Advances the state of the art to leverage scale-down and ultra-large packages to create systems of hundreds to thousands of chipelets
- **Ecosystem** — Advances the state of the art in modular design to cost-efficiently build and operate adaptable systems that leverage scale-down and scale-out
- **Technology Demonstrators** — Integrate outputs from Scale-down, Scale-out, and Ecosystem into a system demonstrating suitability and utility of outputs for use by U.S. industry and research.



# Program Structure


- For the Chiplets Ecosystem R&D area, CHIPS R&D anticipates making available up to approximately \$300,000,000 for funding multiple awards in amounts ranging from a minimum of approximately \$10,000,000 to a maximum of up to approximately \$75,000,000 in Federal funds per award for the high-performance domain and up to approximately \$25,000,000 in Federal funds per award for the low-power domain.
- Applicants must propose a detailed project plan for achieving Project-Level Technical Targets. Projects should be divided into four (4) phases over a period of performance of five (5) years.
  - Phase 1 (*12 months*)
  - Phase 2 (*21 months*)
  - Phase 3 (*12 months*)
  - Phase 4 (*15 months*)

# Phase Deliverables & Planning: Example






# Proposals must take advantage of advanced packaging technologies




**Out of scope** for this R&D area are:

- Chiplet designs that are extensions of conventional approaches, based on commodity packaging that do not directly leverage advanced packaging in their architecture
- Chiplet designs with D2D interfaces tightly coupled to the choice of a SoC-bus (system-on-chip bus) or other high-level protocols
- Standalone chiplet designs for any function not coupled to a chiplet ecosystem.
- Proposals that focus on unmodified reuse of existing chiplets, target the development of new chiplets to integrate with existing chiplets
- Use wire-bonding for D2D interconnect.



**Wrap Up**

# Chiplets Research and Development Area



## RDA Drivers

- Leverage Advanced Packaging attributes:
  - “Wire abundance”: Hundreds to thousands of wires between chiplets as an inflection point that influences system design
  - Ultra-large packages: Build systems from hundreds to thousands of chiplets in one package
  - Heterogenous integration: incorporation of separately manufactured components

## Critical Objectives

- Scale-down: Die-to-die interfaces based on hundreds/thousands of wires between chiplets at bond pitches of 10 $\mu$ m and lower
- Scale-out: Wafer-scale systems built with hundreds to thousands of chiplets
- Ecosystem: Unique functional and physical modularity for heterogeneous integration
- Technology Demonstrators: Implement and demonstrate innovations in chiplets and packaging. In one of either High-Performance or Low-Power domains.



## Key Outputs

- Technology demonstrators with packages/chiplets at 10 $\mu$ m bond pitch to show value of advanced packaging for applications
  - Optional: Chiplets/system designs that uniquely exploit wire abundance
- “Wire-like” low-power low-latency die-to-die interface implemented.
- Specification for functional and physical modular socket-based ecosystem.
- Analytical study on scale-out capabilities



## Out of Scope

- Chiplet designs that are extensions of conventional approaches
- Unmodified reuse of existing chiplets
- Standalone chiplet designs for any function not coupled to a chiplet ecosystem
- Target the development of new chiplets to integrate with existing chiplets
- Chiplet designs based on commodity packaging
- Wire bonding for D2D interconnect,

# Collaboration with Other Research and Development Areas




# Collaboration is Critical for Success



**Successful execution will require collaboration between proposers and each R&D Area. Proposers must clearly understand the ideas presented in each R&D Area. We encourage you to begin identifying your individual contributions to the ecosystem as well as partners who can help accomplish the vision and goals of the NAPMP.**






## Next Steps

- [NOFO 2](#): Concept papers due 12/16
- Visit [CHIPS.gov](https://chips.gov) for resources, including:
  - Upcoming R&D Area Webinars
  - FAQs
  - Funding opportunities and NOFO updates
- Join our mailing list
- Contact us
  - [askchips@chips.gov](mailto:askchips@chips.gov) – general inquiries
  - [apply@chips.gov](mailto:apply@chips.gov) – application-related inquiries





# Thank you for attending

Visit [CHIPS.gov](https://www.chips.gov) for future updates and additional information