


# Connectors, Including RF & Photonics

PM: Christopher Myatt



October 22, 2024

# Disclaimer





Statements and responses to questions about advanced microelectronics research and development programs in this webinar:


- Are informational, pre-decisional, and preliminary in nature.
- Do not constitute a commitment and are not binding on NIST or the Department of Commerce.
- Are subject in their entirety to any final action by NIST or the Department of Commerce.

Nothing in this presentation is intended to contradict or supersede the requirements published in any future policy documents or Notices of Funding Opportunity.

# Key Dates




CHIPS for America QR Code:  
CHIPS NAPMP NOFO 2  
(full text)




# Existing Connectors vs. NAPMP Vision

Connectors currently limit data communication in and out of the package




NAPMP Vision for high efficiency, high bandwidth, low error rate connectors




# Three Length Scale Objectives

Objective	Length Scale	Key Characteristics
<b>Short Range (e.g. Wired)</b>	$L < 25 \text{ mm}$	Data rates of $> 10 \text{ Gb/s/channel}$ & density of $10 \text{ Tb/s/mm}$ Power efficiency $< 0.1 \text{ pJ/bit}$ including all energy for full functionality
<b>Intermediate Range (e.g. RF, Wired, or Photonic)</b>	$L < 1 \text{ m}$	Aggregate data rate $> 100 \text{ Tb/s}$ bidirectional from package Power efficiency $< 0.1 \text{ pJ/bit}$ including all energy for full functionality
<b>Long Range (e.g. Photonic)</b>	$L < 1 \text{ km}$	Aggregate data rate $> 100 \text{ Tb/s}$ bidirectional from package Power efficiency $< 0.1 \text{ pJ/bit}$ including all energy for full functionality



# Connector Technology, Including Photonics and RF R&D Areas



## RDA Drivers

- Recent years have seen an explosion of progress in high performance computing. Data transmission in these systems requires innovation for high data-rate, low latency, small footprint, error-free, and energy efficient connections.

## Objectives


- Development of short-range, wired connections to enable high speed connectivity between neighboring packages.
- Development for intermediate range wired, photonic, or wireless connectors between local wafer-scale systems (but not necessarily nearest neighbor).
- Development of long-range connectors capable of connecting wafer-scale systems at a range up to and exceeding the length of a server site, or approximately 1 km

## Key Outputs

- Novel connectors, tools, materials, processes and devices with improved performance
- Standards and metrologies derived from test devices; test and evaluation at proto- and pilot-scale manufacturing
- Provide new connector solutions, including devices, equipment, tools, processes, and process integration, to research projects in other areas of packaging research

## Out of Scope

- Traditional ball grid array (BGA) or land grid array (LGA) connectors,
- Conventional wire bonding
- Traditional free space optical components



# Key Technical Metrics: Connectors


- Technical Metrics are intended to push the state of the art
- Targets are aggressive, but value will be placed on versatility, flexibility, and manufacturability in approach
- Performers can call out specific targets that are out of scope or at risk
- Performers should specify their target FOM and the trade-offs considered for their technology to optimize the overall performance

	Objective 1	Objective 2	Objective 3
<b>Distance</b>	5 - 25 mm	< 1 m	< 1 km
<b>Bandwidth Req.</b>	10Gb/s/channel & 10Tb/s/mm	>100 Tb/s bidirectional	>100 Tb/s bidirectional
<b>Efficiency</b>	< 0.1 pJ/b		
<b>Clock Rate OR RF Freq. OR Wavelength</b>	Applicant Defined	Applicant Defined	Applicant Defined
	N/A	20 – 220 GHz	N/A
	N/A	Align with existing MSA* or provide justification	
<b>Latency</b>	<2 ns + TOF		
<b>BER (w/ error correction)</b>	<10 <sup>-12</sup>		

\* e.g. CW-WDA MSA

$$\text{Optimize for: } s\text{-FoM} = \frac{(\text{BW/shoreline}) * \text{link length}}{\text{Efficiency} * \text{connector area} * \text{latency}}$$

# Specifications




## Applicants must call out their targets for the following parameters

<b>Bandwidth/shoreline (Gb/s/mm)</b>	The effective data rate assuming all signal escapes are from the edge of the sub-assembly
<b>Bandwidth/area (Gb/s/mm<sup>2</sup>)</b>	The effective data rate accounting for all the area used by the connector
<b>Total chiplet area (mm<sup>2</sup>)</b>	Total Area of the chiplet including any elements needed to enable full functionality
<b>Link length (mm)</b>	The length in mm between the transmitter and receiver
<b>Energy efficiency (pJ/bit)</b>	The amortized energy per bit transmitted, including source (laser), modulation, SerDes, error correction, etc.
<b>Clock rate <i>OR</i> RF freq. <i>OR</i> Wavelength</b>	Proposer specified. Explain adherence to an MSA or other interoperability specifications should be stated
<b>Latency (ns)</b>	Total time for the electrical data being transmitted to be prepared, transmitted and received, in usable error-free electrical form, including time of flight (TOF) which can be stated separately
<b>Composite bit error rate (BER)</b>	The effective error rate after error correction



# Key Outputs



## 3-5 Year Outputs


- New materials, designs, documentation, processes, and tools to prototype and demonstrate manufacturability.
- Innovative approaches for both flexible wired and wireless connections relying on RF/mm-wave and/or optical approaches
- New measurement methods for connector chiplets and substrate/sub-assembly features, to improve materials, models, designs, processes and tools for connector solutions and data transfer management.
- Connector modeling capabilities for complex advanced packaging flows; Validated connector models and connector assembly reliability data that are aligned with new design tools developed under the NAPMP Co-Design/Electronic Design Automation RDA and other semiconductor R&D initiatives.
- The assembly technologies and processes will involve development of tooling for bonding.

## 10 Year Outputs


- Scale down and scale out connectors are no longer gating factors limiting advanced packaging for all data rate transfer distances.
- Devices assembled with advanced packaging connectors operate reliably at higher power performance and higher energy efficiency.
- Chiplets and connector substrate features developed under this award are readily available in the chiplets ecosystem.
- Extreme interconnect density needs of next-generation packaging will drive fine pitches ( $< 10 \mu\text{m}$  pitch) and line/space ( $< 1 \mu\text{m}$  L/S) circuitry.

**Goal:** Drive innovation and adoption for high data-rate, low latency, small footprint, error-free, and energy efficient connections between packaged sub-assemblies.

# Key Deliverables



## Example Deliverable Plan for TA3




# In Scope/Out of Scope

## In Scope

- Chiplet sub-assembly to substrate connectors and connection techniques, such as:
  - Automated, low loss, reliable fiber attachment approaches such as high fiber count fiber array units (FAUs) that may contain polarization maintaining fibers
  - Flip-chip optical connections, including evanescent coupling, between substrate waveguides and transceiver chiplets


**In Scope** —  
Connectors including both a **fiber connector** and a **connector interface**




## Out of Scope

- Traditional ball grid array (BGA) or land grid array (LGA) connectors
- Conventional wire bonding
- Traditional free space optical components


**Out of Scope** —  
Connectors utilizing **wire bonds** from substrate to package



**Out of Scope** —  
Traditional free space optical components such as those used in some pluggable transceivers



# Collaboration with Other R&D Areas




- Tools must offer process capabilities to process connector technology
- Process flow needs to be compatible with other process flows (i.e. post fiber attach reflow...)

- Minimize thermal burden
- Avoid localized hotspots
- Enable reliability in extreme conditions

- Chiplet to substrate optical coupling
- In-substrate optical routing
- Match fine scale & bonding


- Advanced models
- Leverage to accelerate design



Transition Connector technology and processes to NAPPF

National Advanced Packaging Piloting Facility



- Optimize for chiplet interconnect technology
- Chiplet-like connector interface




# Program Structure

- Multiple awards varying in scope and funding are expected:
  - Up to approximately \$250,000,000 anticipated for funding multiple awards in amounts ranging from a minimum of approximately \$10,000,000 up to a maximum of approximately \$100,000,000
- Multi-disciplinary, multi-organization project teams are strongly encouraged
- Applicants must propose a detailed project plan for achieving Project-Level Technical Targets
- Projects should be divided into 4 phases over a period of performance of 5 years:
  - Phase 1 (12 months)
  - Phase 2 (12 months)
  - Phase 3 (18 months)
  - Phase 4 (18 months)
- While cost share is not required, CHIPS R&D will give preference to applications that demonstrate credible cost share commitments

# Collaboration is Critical for Success




**Successful execution will require collaboration between proposers and each R&D Area. Proposers must clearly understand the ideas presented in each R&D Area. We encourage you to begin identifying your individual contributions to the ecosystem as well as partners who can help accomplish the vision and goals of the NAPMP.**



## Next Steps

- [NOFO 2](#): Concept papers due 12/16
- Visit [CHIPS.gov](https://chips.gov) for resources, including:
  - Upcoming R&D Area Webinars
  - FAQs
  - Funding opportunities and NOFO updates
- Join our mailing list
- Contact us
  - [askchips@chips.gov](mailto:askchips@chips.gov) – general inquiries
  - [apply@chips.gov](mailto:apply@chips.gov) – application-related inquiries



# Thank you for attending

Visit [CHIPS.gov](https://www.chips.gov) for future updates and additional information