

Metrology for Nanoelectronics

Alain C. Diebold
Senior Fellow
SEMATECH
Austin, Texas



**ADVANCED
MATERIALS
RESEARCH
CENTER**



Accelerating the next technology revolution.

"This is an AMRC Project presentation made possible, in part, by funding provided by SEMATECH."


AGENDA

- Evolution of Micro to Nanoelectronics
- Lithography Metrology Challenges
- Transistor (FEP) Metrology Challenges
- Interconnect Metrology Challenges
- The Future of Materials Characterization
- Nano - Characterization and Metrology
- Trends & Conclusions

Transistor Evolution


Future
15 years
Non-classical CMOS

Today
90 nm Node
Lg ~ 45 nm




Strain
Enhanced Mobility

Tomorrow



New Materials


45 nm Node
Lg < 25 nm



CMOS
pMOS FINFET

16 nm Node
Lg ~ 6 nm

Beyond CMOS




Molecular Switches ?
Nanowire Transistor ?

CMOS Switching Speed $\tau \sim 1/I_{dsat}$

Role of Saturation Drive Current

P Channel Transistor
- Carriers = holes

N Channel Transistor
- Carriers = electrons



**CMOS
Inverter**

$$\tau = C_{load} V_{DD} / I_{dsat}$$

Switching Speed of Long Channel Transistor - The Old Days

$$I_{dsat} \propto (1/Lg) (\mu_{Carrier} \text{ Mobility}) (1/EOT)$$

Transistor Gate Delay, τ , decreases as CD decreases but Gate Dielectric must also decrease in thickness.


I_{dsat}  as Lg gate length 

Sounds Easy


- Just decrease the Gate length &/or increase mobility

TROUBLE As dielectric thickness decreases leakage current increases

High Volume ICs use CMOS w/ Locally Strained Si Strained Si substrates not used



45 nm CD PMOS
Compressive Strain
increased hole mobility



45 nm CD NMOS
Tensile Stress SiN Layer
increased electron mobility


From T. Ghani, et al., IEDM 2003, p 978.

Courtesy Intel

Trend : Use Modeling to connect what you want to measure with what you need to know

Example: Metrology of Strained Channel Devices

Short Channel NMOS Gain



MD Giles, et al, VLSI Symposium
2004


21

Near Term Solution **New Materials**


Dielectric Material
Poly Si Gate
Transistor Channel



High k
Metal Gate
Strained Si





Interfacial Layer modelling



Trend: Interfacial Measurement is Increasing in Difficulty & Importance

Are Ellipsometry and XRR limited??



Nanotransistors – The Future

Short Channel Behavior

$$I_{dsat} \propto \left(\cancel{1/Lg} \right) \left(\mu_{Carrier} \text{ ? bility} \right) \left(\cancel{1/ECOT} \right)$$


Nano Transistors

$$I_{dsat} \sim W C_{ox} (V_G - V_T) v_{sat}$$

$$\tau = C_{load} V_{DD} / I_{dsat}$$

C dependence
 $A = Lg \times W$
Dopant Conc.

Change in Transistor Behavior



Why measure CD for NanoTransistors

$$\tau = C_{\text{load}} V_{\text{DD}} / I_{\text{dsat}}$$

1. CD impacts Capacitance C

$$A = L_g \times W$$

Dopant Conc.


2. CD impacts Threshold Voltage

Likharev has shown that below 10 nm CD,
Threshold Voltage is very sensitive to CD

At CD = 5 nm

Process range is 0.2 nm ~ 1 atom

Nano-Sized Transistor Features




SOI

Ge nanowire


Nanowire Sized Si or Ge channel

Transistor and Interconnect Delays

SPEED / PERFORMANCE ISSUE *The Technical Problem*




- ★ Gate Delay
- ▲ Sum of Delays, Al & SiO₂
- Sum of Delays, Cu & Low κ
- Interconnect Delay, Al & SiO₂
- ◆ Interconnect Delay, Cu & Low κ



From ITRS and Mark Bohr (Intel)
Figure from IBM

Interconnect Delay: LOCAL LINE SCALING




Local conductor lines get smaller in cross-section, spacing & length.

$$\text{RC Delay} \cong \rho \varepsilon \frac{L^2}{w^2}$$

Both L&W Scale
 \cong the Same

Interconnect Delay: GLOBAL LINE SCALING

Global conductor lines getting smaller in cross-section but NOT in length. Signal delay is growing exponentially!




$$\text{RC Delay} \cong \rho \epsilon \frac{L^2}{W^2}$$

L Stays Same
 $W \downarrow$ Decreases

Trend: Sidewall Control will become more Important

Line Edge Roughness impacts Interconnect Resistance and Line Width Roughness impacts Transistor Leakage Current




AGENDA

- Evolution of Micro to Nanoelectronics
- **Lithography Metrology Challenges**
- Transistor (FEP) Metrology Challenges
- Interconnect Metrology Challenges
- The Future of Materials Characterization
- Nano - Characterization and Metrology
- Trends & Conclusions



Evolution of CD-SEM

Today
90/65 nm Node
 $L_g < 45$ nm

Old Way



New Way




Measure
several lines
for local CD
average

Tilt Beam for
sidewall
metrology


32 nm Node CD Evaluation

Bryan Rice (Intel), SPIE, 2004

**CD-SEM and Scatterometry can reach 32 nm Node
w/improvement – impact of SOI not tested**



16 nm Lines -176 nm Pitch




45 nm contact Holes

Recent Advances & Future Approaches

CD-SEM


Measure several lines for
local CD average



aberration corrected
CD-SEM ?


Scatterometry

Add VUV to evolve toward
sub 32 nm node : $L_g < 13$ nm



Add ?? to scatterometry to
enable LER???

CD Variation for 193 nm Immersion Lithography



- mean dose variation across wafer
- hot plate temperature variation across wafer
- variation of aberrations across field
- mask
- intrafield focus, dose

AGENDA

- Evolution of Micro to Nanoelectronics
- Lithography Metrology Challenges
- **Transistor (FEP) Metrology Challenges**
- Interconnect Metrology Challenges
- The Future of Materials Characterization
- NanoCharacterization & Metrology
- Trends & Conclusions

Transistor Metrology Evolution

Future
15 years
Non-classical CMOS


Beyond CMOS

Strain
Metrology

High κ /interface
& Metal Gate
Metrology


Tomorrow

Today
90 nm Node




Strain

Enhanced Mobility





New Materials



CMOS
pMOS FINFET

Metrology
For New
Structures




Molecular Switches ?
Nanowire Transistor ?

Metrology
For New
Switches

Cody-Lorentz* optical model used for parametric modeling of gate dielectrics.

$$\varepsilon_2 \propto \text{Exp} \left[\frac{(E - E_t)}{\beta} \right], \text{ for } E \leq E_g.$$

$$\varepsilon_2 \propto (E - E_g)^2, \text{ for } E > E_g.$$




* A.S. Ferlauto, et. al., J. Appl. Phys., 92, 2424 (2002).

J. Price, et. al, Appl. Phys. Letters, 85, 1701 (2004).

Extend Ellipsometry by Optical Modeling

Interfacial Layer modelling



Spectroscopic Ellipsometry Fundamentals:

For multiple films, use Abeles* matrix method to extract thickness and refractive index of each film:

$$r_p \propto \chi_{0,P} \left(\prod_{i=1}^N P_{i,p} \right) \chi_{sub,p}$$

$$r_s \propto \chi_{0,s} \left(\prod_{i=1}^N P_{i,s} \right) \chi_{sub,s}$$

X is the characteristic dielectric matrix for the ambient (0) or substrate (sub).

$$P_{j,p} = \begin{vmatrix} \cos(\beta_j) & -i \sin(\beta_j) \frac{\cos(\theta_j)}{\tilde{n}_j} \\ i \sin(\beta_j) \frac{\tilde{n}_j}{\cos(\theta_j)} & \cos(\beta_j) \end{vmatrix}$$

$$P_{j,s} = \begin{vmatrix} \cos(\beta_j) & \frac{i \sin(\beta_j)}{\tilde{n}_j \cos(\theta_j)} \\ i \tilde{n}_j \sin(\beta_j) \cos(\theta_j) & \cos(\beta_j) \end{vmatrix}$$

$$\beta_i = \frac{4\pi d_i \tilde{n}_i \cos \theta_i}{\lambda}$$

d_j = thickness of ith film
 n_i = index of refraction of ith film
 θ_i = incident angle
 λ = incident wavelength

Thin film limits for SE:

For the thin film limit:

- $\beta \ll 1$

- Small angle approximation 

$$\text{Cos}(\beta_j) \xrightarrow{\beta \ll 1} 1$$

$$\text{Sin}(\beta_j) \xrightarrow{\beta \ll 1} \beta_j$$

$$\lim_{\beta \ll 1} = P_{j,s} = \begin{vmatrix} 1 & \frac{i\beta_j}{\tilde{n}_j \cos(\theta_j)} \\ i\tilde{n}_j \beta_j \cos(\theta_j) & 1 \end{vmatrix} \text{ and } P_{j,p} = \begin{vmatrix} 1 & -i\beta_j \frac{\cos(\theta_j)}{\tilde{n}_j} \\ \frac{i\tilde{n}_j \beta_j}{\cos(\theta_j)} & 1 \end{vmatrix}$$


Is A above B or B above A??

Uniqueness and the need for complimentary techniques.

In order to separate the individual contributions, the characteristic phase factor, β , must be large enough:

$$\beta_i = \frac{4\pi d_i \tilde{n}_i \cos \theta_i}{\lambda}$$

1. Increase the thickness, d .
2. Decrease the wavelength, λ .



Otherwise, other complimentary techniques are needed (SHG, TEM, XRR, etc) in order to determine one of the variables, d or n

How thin a film can be measured with ellipsometry?


- Drude Approximation In 1890, Drude observed that (for thin films) the change in the ellipsometric parameter Δ , is linearly related to a change in film thickness*:

$$\Delta - \Delta^0 = C_{\Delta} X$$

Here, C_{Δ} , is a constant of proportionality and is a function of the index of refraction, n , and X is the film thickness.

1. P. Drude, Ann. Phys. Chem., 36, 865 (1889).
2. A.N. Saxena, J. Opt. Soc. Am., 55, 1061 (1965).

1. linearly polarized light ...




Δ is the change in phase of the polarization after reflection.

$$\Delta = \delta_1 - \delta_2$$




Ellipsometric sensitivity to changes in thickness.

Silicon, Oxide, and Nitride



HfO2 and it's silicates




For accurate ellipsometers, we can measure Δ_{el} with 0.01 degree resolution. Therefore, theoretically, we are capable of measuring 0.1nm films independent of a user-defined model...




Mobility vs Transistor Drive Current

How sensitive is process to stress variation?




Equation from Taur&Ning, p. 151


Wrap Around Gate Metrology



FINFET



Side Wall and Top Dielectric Thickness and Composition



AGENDA

- Evolution of Micro to Nanoelectronics
- Lithography Metrology Challenges
- Transistor (FEP) Metrology Challenges
- **Interconnect Metrology Challenges**
- The Future of Materials Characterization
- Nano - Characterization and Metrology
- Trends & Conclusions

Interconnect Metrology


Pattern Low κ




Control Film Stack Thickness,
Line width/depth and shape

Deposit barrier and copper

Control barrier/copper & voiding



Low k / barrier
etch stop / low k



Chemical Mechanical Polishing


Control Flatness



Bulk X-ray Reflectivity

Incident X-ray

Reflected X-ray



Si
D= 2.33 g/cm³


$$\theta_{crit} = \lambda \sqrt{r_0 \rho_e / \pi}$$

λ = X-ray wavelength= 1.5406 Å


r_0 = classical electron radius= 2.8×10^{-15} m

ρ_e = electron density

XRR spectrum of Si




Thin film Thickness & Density



Bragg equation


$$2t \sin \theta = n \lambda$$

$$\lambda = 1.5406 \text{ \AA}$$



XRR spectra of porous Low κ 1 and Low κ 2

2 Layer Model



Porous low κ 2

T= 7.6 nm, D=0.956 g/cm³

T= 35.9 nm, D=0.73 g/cm³

T= 6.6 nm, D=0.979 g/cm³

Si with native oxide

Total thickness = 50.1 nm

Porous low κ 1

T=226 nm; D=0.931 g/cm³

T= 6.2 nm, D=1.01 g/cm³



Si with native oxide

Total thickness= 232.2 nm

Models with additional interfaces are needed to adequately describe the envelope of the fringes for porous low κ 1 and low κ 2 films.

XRR analysis: surface roughness


Porous Low κ 3



The magnitude of the roughness from XRR is **~2x** greater than from the AFM data

XRR				AFM	
				200 nm scan	20 micron scan
Formula	thickness(nm)	Density(g/cm3)	Rrms (nm)	Rrms (nm)	Rrms (nm)
SiCOH	226.7	0.952	2.3	1.07	0.89
Si	thick	2.33	0.25	0.2	0.1

XRR spectrum of porous stack: Low κ 1 and Low κ 2



Porous stack

Porous Low k 2

Porous Low k 1

Si with native oxide



T= 5.0 nm, D=0.954 g/cm³

T= 36.7 nm, D=0.726 g/cm³

T=226.2 nm; D=0.985 g/cm³

T= 5.1 nm, D=1.10 g/cm³

Si with native oxide

Low κ 2

Low κ 1

Multi-layered model is also needed to measure the properties of the film stack composed of the porous Low κ 1 and Low κ 2 films


AGENDA

- Evolution of Micro to Nanoelectronics
- Lithography Metrology Challenges
- Transistor (FEP) Metrology Challenges
- Interconnect Metrology Challenges
- **The Future of Materials Characterization**
- Nano - Characterization and Metrology
- Trends & Conclusions

The Future of Materials Characterization

Trend : 3D Atomic Imaging




Pennycook, et al, Aberration Corrected STEM
Hf atoms in High K – Si Interface



The Future of Materials Characterization


Trend : 3D Atomic Imaging

Kelly, et al, Local Electrode Atom Probe




The Future of Materials Characterization

Trend : New Problems often require New Methods such as Optical Second Harmonic Generation



SPECTROSCOPIC ELLIPSOMETRY:

surfaces & buried interfaces are perturbations to the bulk response



SH SPECTROSCOPY:

surfaces & buried interfaces are the primary source regions


AGENDA

- Evolution of Micro to Nanoelectronics
- Lithography Metrology Challenges
- Transistor (FEP) Metrology Challenges
- Interconnect Metrology Challenges
- The Future of Materials Characterization
- Nano - Characterization and Metrology
- Trends & Conclusions

NanoCharacterization of Nanotubes


Aberration Corrected TEM Imaging

Not Corrected



Heavy atom (Iodine) atomic columns are imaged

Focal Series Corrected





Both K and I atomic columns are imaged

Imaging atomic columns & spectroscopy of one atom in column

Requirement


Aberration
Corrected
TEM/STEM




La seen in ELS and STEM image
of CaTiO_3

Varela, et al, PRL 92, 2004, p 106802

Aberration Corrected HR-TEM Korgel Group Si Nanowire




Au dot structure
&
Nanowire Twinning



NanoMetrology & Optical Methods


Trend : Metrology Models **MUST INCLUDE OPTICAL RESPONSE DUE TO DIMENSIONAL CONFINEMENT:**

3D: Bulk Film





2D:

Quantum Well



1D:

NanoWire



Imaginary part of the dielectric function
at the direct band-edge

AGENDA


- Evolution of Micro to Nanoelectronics
- Lithography Metrology Challenges
- Transistor (FEP) Metrology Challenges
- Interconnect Metrology Challenges
- The Future of Materials Characterization
- Nano - Characterization and Metrology
- Trends & Conclusions

Trends and Conclusions

- **Use Modeling to connect what you want to measure with what you need to know**
- **Interfacial Measurement is Increasing in Difficulty & Importance**
- **Sidewall Control will become more important**
- **3D Atomic Imaging**
- **New Problems often require New Methods such as Optical Second Harmonic Generation**
- **Trend : Dimensional Confinement and Surface State Effects must be included in Optical Modeling**


Acknowledgements

- PY Hung, Jimmy Price, Hugo Celio
- Peter Zeitzoff + Howard Huff
- Ken Monnig
- TEM Community – Brendan Foran, Christian Kisielowski, Dave Muller, Steve Pennycook, John Silcox, Suzanne Stemmer
- Dan Wack – KLA-Tencor




CMOS Switching Speed $\tau \sim 1/I_{dsat}$

Role of Saturation Drive Current



$$\tau = C_{load} V_{DD} / I_{dsat}$$

Leakage Current Increases as SiO₂ Gate Dielectric Thickness Decreases




PIDS ITRS 2003


Evolution CD-SEM

Applied Materials CD-SEM


Old Way



New Way



**Measure
several lines
for local CD
average**





**Tilt Beam for
sidewall
metrology**

The CD-SEM of the Future???


Migration of TEM LENS Technology to SEM

Today




**Tilt Beam
for
sidewall
metrology**

Tomorrow



Optical Constants



Spectroscopic Ellipsometry Fundamentals:

-> SE extracts the thickness and index of refraction from a film stack using the Fresnel reflection coefficients:

$$r_p = \frac{r_{01,p} + r_{12,p} e^{-i\beta}}{1 + r_{01,p} r_{12,p} e^{-i\beta}}$$

$$r_s = \frac{r_{01,s} + r_{12,s} e^{-i\beta}}{1 + r_{01,s} r_{12,s} e^{-i\beta}}$$

Where, $\beta_i = \frac{4\pi d_i \tilde{n}_i \cos \theta_i}{\lambda}$

- Here, the first indices is the incident medium, and the second indices is the subsequent medium (e.g. 0 = air, 1 = top film).
- P and S are the polarization states parallel and perpendicular to the plane of incidence.
- β is the phase factor for the ith layer.

d_i = thickness of ith film

n_i = index of refraction of ith film

θ_i = incident angle

λ = incident wavelength

For multiple films, this can become very complicated...

Spectroscopic Ellipsometry Fundamentals:

- For multiple films, use Abeles* matrix method:

$$r_p \propto \chi_{0,p} \left(\prod_{i=1}^N P_{i,p} \right) \chi_{sub,p}$$

$$r_s \propto \chi_{0,s} \left(\prod_{i=1}^N P_{i,s} \right) \chi_{sub,s}$$

X is the characteristic dielectric matrix for the ambient (0) or substrate (sub).


Where,

$$P_{j,p} = \begin{vmatrix} \cos(\beta_j) & -i \sin(\beta_j) \frac{\cos(\theta_j)}{\tilde{n}_j} \\ i \sin(\beta_j) \frac{\tilde{n}_j}{\cos(\theta_j)} & \cos(\beta_j) \end{vmatrix}$$

$$P_{j,s} = \begin{vmatrix} \cos(\beta_j) & \frac{i \sin(\beta_j)}{\tilde{n}_j \cos(\theta_j)} \\ i \tilde{n}_j \sin(\beta_j) \cos(\theta_j) & \cos(\beta_j) \end{vmatrix}$$

*F. Abeles, Ann de Physique 5:596, 1950.

MODELED EFFECTIVE DIELECTRIC CONSTANTS



If bulk dielectric = 2.6 (SiLK*)	then	k_{eff}	=	2.94
If bulk dielectric = 2.2	then	k_{eff}	=	2.57
If bulk dielectric = 1.5	then	k_{eff}	=	1.96
If bulk dielectric = 1.0 (Air)	then	k_{eff}	=	1.5

* SiLK Semiconductor Dielectric, Trademark of the Dow Chemical Company

Drive current response to strain uniformity

