

Metrology for Nanoelectronics:

The Impact of Nano-Sized Dimensions on Characterization and Metrology

Alain C. Diebold



Accelerating the next technology revolution.



International Technology Roadmap for Semiconductors

AGENDA

- Evolution of Micro to Nanoelectronics
- Transistor (FEP) Metrology Challenges
- Nano Dimensions & Ultra Thin SOI
- Interconnect Metrology
- Patterning Metrology
- Trends & Conclusions

Transistor Metrology Evolution

15 year Horizon
Non-classical CMOS


Beyond CMOS

Strain
Metrology


High κ /interface
& Metal Gate
Metrology

Yesterday
90 nm $\frac{1}{2}$ Pitch


Today
45 nm $\frac{1}{2}$ pitch



Strain
Enhanced Mobility





New Materials



CMOS
pMOS FINFET


Metrology
For New
Structures



Molecular Switches ?
Nanowire Transistor ?

Metrology
For New
Switches

UTB SOI



Accelerating the next technology revolution.

Metrology R&D Rule #1

- Figure out what the next devices are and something about how they will work
 - Know just enough to be Dangerous!
 - Have Friends that Know The Field



Switching Speed of Long Channel Transistor - The Old Days

$$I_{dsat} \propto (1/Lg) (\mu_{Carrier} \text{ Mobility}) (1/EOT)$$

Transistor Gate Delay, τ , decreases as CD decreases but Gate Dielectric must also decrease in thickness.

I_{dsat}  as Lg gate length 

Sounds Easy

- Just decrease the Gate length &/or increase mobility

TROUBLE As dielectric thickness decreases leakage current increases



General Rules for CMOS Scaling

$$\frac{X_j}{L} \approx \frac{1}{3}$$


$$\frac{T_{ox}}{L} \approx \frac{1}{30}$$

Today - All Scaling Rules are Violated

$$\frac{T_{depletion}}{L} \approx \frac{1}{3}$$

$$\frac{V_{th}}{V_{dd}} \approx \frac{1}{3}$$

Planar CMOS Evolution



ITRS PICO Roadmap





Accelerating the next technology revolution.


New Transistor Devices (2006 ITRS)

Year in Volume Production

Year in Volume Production	2005	2007	2010	2013	2016	2020
DRAM 1/2 Pitch	80 nm	65 nm	45 nm	32 nm	22 nm	14 nm
Logic Gate Length	32	25	18	13	9	7




Planar Bulk CMOS




UTB FD SOI

Delay

2006 ITRS



Dual Gate or Multiple-Gate



Accelerating the next technology revolution.

The Future – the Ultimate NanoTransistor

Short Channel Behavior

$$I_{dsat} \propto (1/Lg) (\mu_{Carrier} \text{ ? bility}) (1/ECOT)$$

Nano Transistors

$$I_{dsat} \sim W C_{ox} (V_G - V_T) v_{sat}$$

$$\tau = C_{load} V_{DD} / I_{dsat}$$

C dependence
 $A = Lg \times W$
Dopant Conc.




See Lundstrom's publications




Accelerating the next technology revolution.

Transition to Beyond CMOS: Make CMOS from NanoMaterials

Nanowire Electronics (Lieber -Nature)



NanoTube Electronics (Avouris – Chen, Science)




18 um long
Carbon nanotube

Ring Oscillator
5 CMOS inverters
= 10 FETs



Accelerating the next technology revolution.

Nano-Sized Transistor Features require Materials Characterization




Nanowire Sized Si or Ge channel



Transistor and Interconnect Delays

SPEED / PERFORMANCE ISSUE *The Technical Problem*



- ✱ Gate Delay
- ▲ Sum of Delays, Al & SiO₂
- Sum of Delays, Cu & Low κ
- Interconnect Delay, Al & SiO₂
- ◆ Interconnect Delay, Cu & Low κ




Figure 1. SEM micrograph of a cross-section of AMD's Opteron™ and AMD Athlon™64 microprocessors showing the 9-metal interconnect hierarchy [4].


From ITRS and Mark Bohr (Intel)
Figure from IBM



Accelerating the next technology revolution.

Interconnect Delay: GLOBAL LINE SCALING

Global conductor lines getting smaller in cross-section but NOT in length. Signal delay is growing exponentially!



LINES
get smaller
But!
CHIPS don't

$$\text{RC Delay} \cong \rho \varepsilon \frac{L^2}{W^2}$$


L Stays Same

W ↓ Decreases



Accelerating the next technology revolution.



Future Interconnect (ITRS 2006)



- 3D Interconnect ?


Kreupl, Infineon

- Carbon Nanotubes ?



MARCO Center

Intel



- Optical Interconnect ?



Accelerating the next technology revolution.

AGENDA


- Evolution of Micro to Nanoelectronics
- Transistor (FEP) Metrology Challenges
Extending Planar CMOS & Introducing Non-Planar CMOS
 - Stress and Film Thickness (& Sidewall)
- Nano Dimensions & Ultra Thin SOI
- Interconnect Metrology
- Patterning Metrology
- Trends & Conclusions



Today - ICs use Locally Strained Si


Considerable Process Diversity

NMOS – SiN Stress Liner
PMOS SiGe in Source & Drain



PMOS


Compressive Strain
increased hole mobility



NMOS

Tensile Stress SiN Layer
increased electron mobility

Dual Stress Liner
NMOS – Tensile SiN
PMOS – Compressive SiN



AMD Athelon™ 350 Venice
Micro - Chipworks Corner
Dick James

From T. Ghani, et al., IEDM 2003, p 978.
Courtesy Intel




Accelerating the next technology revolution.


Diversity in Dual Stress Liner Process Drives unique Metrology Solutions

AMD Athelon™ 350 Venice
Micro - Chipworks Corner
Dick James

PMOS




NMOS




IBM –MP from Xbox 360
Micro - Chipworks Corner
Dick James

PMOS



NMOS



Reported AMD Process

N&P MOS Compressive Si Nitride layer
Oxygen Implanted in NMOS area
& Nitride becomes tensile OxyNitride

Reported IBM Process


NMOS Spacer reduced
PMOS Multilayer Compressive Nitride



Accelerating the next technology revolution.

Survey of Stress(Strain) Measurement Methods

Nano-Raman and CBED



Transistor Level Stress

Micro-Raman, XRD
Photoreflectance Spectroscopy

Micro-Area Level Stress



Die Level Stress

Laser Interferometry
Oraxion Method




Wafer Bow

Laser Interferometry, Oraxion Method




Accelerating the next technology revolution.

Strain measurement Convergent Beam Electron Diffraction (CBED) HOLZ Line Fitting



HAADF-STEM Image

13 mrad CBED



Lattice constants determined by least-squares (χ^2) fitting of experimental to simulated HOLZ line patterns for [340] zone.

ASACSTTM software by Soft Imaging Systems Inc (from "STREAM" project).

3-D lattice fitting under constraints of plane strain approximation.

Armigliato, et al., Appl. Phys. Lett. 82, 2172 (2003).

J. M. Zuo, Ultramicroscopy 41, 211 (1992)

TEM sampling will not be easy



Differences in PMOS and NMOS mobility: iso vs Dense

pMOS difference 14%

nMOS difference 8%

nMOS to pMOS difference ratio 22%

Much more complicated for real design




Fichtner –at 2005 Nano Transistor Conference

Trend : Use Modeling to connect what you want to measure with what you need to know

Example: Metrology of Strained Channel Devices

Short Channel NMOS Gain



MD Giles, et al, VLSI Symposium 2004


21



Accelerating the next technology revolution.

Film Thickness at Nano-Dimensions


- Transistor Gate Dielectric
 - Complicated Dielectric Stack with SiO₂ Interface



- Metal Gate
 - Thin Metal Layer with Dual Work Functions for NMOS vs PMOS


Physical Film Thickness Metrology

Spectroscopic Ellipsometry




X-Ray Reflectivity

Incident X-ray



Reflected X-ray

Si
D= 2.33 g/cm³




$$\theta_{crit} = \lambda \sqrt{r_o \rho_e / \pi}$$

Optical/X-ray vs Electrical Measurement

C-V Structures receive Further Processing
 Optical thickness vs electrical EOT

Capacitance of a very thin interface can have big effect



Optical (Process Monitoring) ↔ Physical ↔ Traditional Electrical (Performance/Reliability)

See also : C Richter (NIST) in Char & Met for ULSI 2000

Traditional High Precision SiO₂ Thickness


- Single Wavelength Ellipsometry
- Optical constant at one wavelength – only n needed - k close to zero in visible wavelength range
- Oxynitrides – same principle works for thickness - nitrogen concentration not easy to pin down to 0.1 atomic % optically even with SE




Spectroscopic Ellipsometry

Lab – Far IR to VUV

In-line – Near IR to VUV




Dielectric Properties are a function of wavelength of light



Cody-Lorentz* optical model used for parametric modeling of gate dielectrics.

$$\epsilon_2 \propto \text{Exp} \left[\frac{(E - E_t)}{\beta} \right], \text{ for } E \leq E_g.$$

$$\epsilon_2 \propto (E - E_g)^2, \text{ for } E > E_g.$$



* A.S. Ferlauto, et. al., J. Appl. Phys., 92, 2424 (2002).

J. Price, et. al, Appl. Phys. Letters, 85, 1701 (2004).




Accelerating the next technology revolution.

New Optical Models

Variability with Composition and Process


See Jimmy Price's talk for SE of defects in High K

Optical Constants



Thin Metal film metrology

Dielectric function of a Metal film




**Challenge : Stable Recipe
over wide range of thickness**




Wrap Around Gate Metrology

FINFET (IBM)




Side Wall and Top Dielectric Thickness and Composition


Wrap Around Gate



NMOS - MOSFET PMOS - FINFET



MUGFET




- Fin line edge roughness,
- Fin thickness uniformity




Accelerating the next technology revolution.

Front End Metrology Other Measurements


Shallow Trench Isolation




Pattern & Implant Wells





Pattern & Gate Dielectric



Pattern Poly/metal Implant LDD



Pattern & Implant S/D



AGENDA

- Evolution of Micro to Nanoelectronics
- Transistor (FEP) Metrology Challenges
- **Nano Dimensions & Ultra Thin SOI**
 - Example of SEMATECH Work (Price & Diebold)
- The Future of Materials Characterization
- Interconnect Metrology
- Patterning Metrology
- Nano - Characterization and Metrology
- Trends & Conclusions



Optical ~~Constants~~ Properties:

- **Bulk Si optical properties are well known**
- **Optical properties of nano-scale materials are not well known.**
- **Shifts in nano-scale SOI films can be observed at room temperature**



Data Proves the Problem is Real:

3	native oxide	15.166 Å
2	bulk soi	101.78 Å
1	buried oxide layer (box)	1606.4 Å
0	silicon substrate	1 mm

Difference between optical model & data.

10 nm SOI **6.7 % Δ TEM**



8 nm SOI **15.1 % Δ TEM**

4 nm SOI **18.5 % Δ TEM**

2 nm SOI **19.8 % Δ TEM**




Optical Absorption at Critical Points



Summary of techniques:

- Crystallinity → no effect.
- **P composition** → possible E_1 amplitude decrease for high P concentration.
- **Strain** → Red shift for E_1 transition.
- **Quantum confinement** → Blue shift for E_1 transition.



Must determine to what extent strain may be impairing the critical point energy shift!

Other sources of shifts in the optical properties?

Shows Importance of cross-method characterization

1. **Confirmed Crystallinity → TEM**

2. **Dopant Profiles → SIMS**


(No Oxidation induced P Buildup at Interface)

3. **No Strain Observed → Raman and XRD**

4. **Quantum Confinement Observation → SE**



SE results for UTB-SOI films:



- Clearly, quantum confinement effects are observed with decreasing thickness of the silicon layer.
- Provided the thickness values are fixed by independent means (eg. TEM), data inversion method is able to extract optical constants for quantum confined silicon.

AGENDA

- Evolution of Micro to Nanoelectronics
- Transistor (FEP) Metrology Challenges
- Nano Dimensions & Ultra Thin SOI
- **Interconnect Metrology**
- Patterning Metrology
- Trends & Conclusions



Interconnect Metrology


Pattern Low κ




Control Film Stack Thickness,
Line width/depth and shape

Deposit barrier and copper

Control barrier/copper & voiding



Low k / barrier
etch stop / low k



Chemical Mechanical Polishing

Control Flatness



Modeled Effective Dielectric Constants





Figure 1. SEM micrograph of a cross-section of AMD's Opteron™ and AMD Athlon™64 microprocessors showing the 9-metal interconnect hierarchy [4].



If bulk dielectric = 2.6 (SiLK*)	then	k_{eff}	=	2.94
If bulk dielectric = 2.2	then	k_{eff}	=	2.57
If bulk dielectric = 1.5	then	k_{eff}	=	1.96
If bulk dielectric = 1.0 (Air)	then	k_{eff}	=	1.5

* SiLK Semiconductor Dielectric, Trademark of the Dow Chemical Company

Thanks to Navjot Chhabra



Accelerating the next technology revolution.

Example of Need for Multiple Methods Low K Stack (STEM-EELS)







Image Intensity



Accelerating the next technology revolution.

Optical Metrology

SE analysis: Single Layer Model



$n @ 630 \text{ nm} = 1.9609$

1	cauchy	99.791 nm
0	si_jaw	1 mm

Unable to detect interfaces


Still Method of Choice for Manufacturing
due to small Spot size



Accelerating the next technology revolution.

Bulk X-ray Reflectivity

Incident X-ray



Reflected X-ray

Si
D= 2.33 g/cm³


$$\theta_{crit} = \lambda \sqrt{r_0 \rho_e / \pi}$$

λ = X-ray wavelength= 1.5406 Å

r_0 = classical electron radius= 2.8×10^{-15} m

ρ_e = electron density

Thin film Thickness & Density





Bragg equation

$$2t \sin \theta = n \lambda$$

$$\lambda = 1.5406 \text{ \AA}$$

XRR spectrum of Si





Accelerating the next technology revolution.

XRR analysis: multi-layer and interfaces

Total thickness

- XRR Thickness =99.0 nm and SE Thickness= 99.8 nm
- XRR shows **three interfaces**

FFT thickness



Three Layers have higher density

	Formular	Thickness (A)	Density (g/cm3)	Roughness (A)
Layer#1	:SiCN;	254.7	2.049	4
Layer#2	:SiCN;	27.4	2.272	2.1
Layer#3	:SiCN;	217.8	2.024	4
Layer#4	:SiCN;	25	2.224	1.7
Layer#5	:SiCN;	176.1	1.99	1.1
Layer#6	:SiCN;	23.7	2.228	0.7
Layer#7	:SiCN;	265.4	2.012	5.4
Layer#8	:Si;	: -1.0;	2.33	3.7



Accelerating the next technology revolution.


AGENDA

- Evolution of Micro to Nanoelectronics
- Transistor (FEP) Metrology Challenges
- Interconnect Metrology
- Patterning Metrology
- Trends & Conclusions




Lithography Technology


ITRS Manf. beta 1/2 Pitch	2010 2006 45 nm	2013 2009 32 nm	2016 2012 22 nm	2019 2015 16 nm
	193 nm Immersion	193 Immersion EUV?	193 Immersion EUV?	EUV



Near Term Dual Patterning & Immersion 193




193 Immersion



EUV

Dual patterning for contacts (two exposures with etch steps) overlay control



Courtesy Bart Rijpers

Overlay Metrology Requirements

- $OL = \sqrt{(OL1)^2 + (OL2)^2}$
- $OL = 70\%$ single exposure OL

Courtesy Bart Rijpers

Low Energy SEM for CD Measurements

CD-SEM is Extendable to 32 nm Node

Sec
El
D

Sc

waf

Thanks to David Joy


50



Accelerating the next technology revolution.


Scatterometry for CD Measurements

Scatterometry is Extendable to 32 nm Node



Potential New CD Methods also apply To Other Areas & Beyond CMOS

CD-SAXS



Win – Li Wu NIST

He Ion Microscope New Imaging Physics



Alis Corp. (part of Zeiss)



Accelerating the next technology revolution.

CD Control Range – will it be relaxed?

- Vt behavior already dominates gate length for circuit performance and functionality
- Performance fluctuations due to CD will be dominated by leakage power and not by gate delay/speed
 - Frequency range of 30-35% == leakage spread of 20X
 - Borkar (Intel), 2002
- Ongoing ITRS Design TWG Discussion



Conclusions

- ***CMOS Extension and Beyond CMOS both Require Characterization and Metrology at the NanoScale***
- **Interfacial Measurement is Increasing in Difficulty & Importance**
- **Sidewall Control will become more important**
- **New Problems often require New Methods such as Optical Second Harmonic Generation**
- **Dimensional Confinement and Surface State Effects must be included in Optical Modeling**



Acknowledgements

- Jimmy Price and PY Hung
- Hugo Celio (now at Jordan Valley)
- Ehrenfried Zschech (AMD Dresden)
- Prof. Brian Korgel
- Prof. Mike Downer
- Prof. David Joy
- ITRS Metrology Team especially Steve Knight
- Christian Kisielowski, Dave Muller, and Steve Pennycook
- Peter Zeitzoff



- **SEMATECH, the SEMATECH logo, AMRC, Advanced Materials Research Center, ATDF, the ATDF logo, Advanced Technology Development Facility, ISMI and International SEMATECH Manufacturing Initiative are servicemarks of SEMATECH, Inc. All other servicemarks and trademarks are the property of their respective owners.**

