



Nanoelectronics and *More-than-Moore* at IMEC



M. Heyns
IMEC Fellow



Moore's Law

In 1965, Intel co-founder Gordon Moore predicted that the number of transistors on a piece of silicon would double every couple of years—an insight later dubbed "Moore's Law." His prediction has held true, as ever-shrinking transistor sizes have allowed exponential growth in the number of transistors on a single chip.

Moore's Law is now a backbone of the electronics industry, and Intel applies its principles to... Whole new ways for people to play, learn... have come about as... 's Law.




Cost scaling
Improved performance

Node-to-Node Transistor scaling requires:

- 50% area reduction
- 25% performance increase @ scaled V_{dd}
- 20% power reduction
- Repeats every 2-3 years

Moore's law & transistor scaling



Rayleigh equation defines litho roadmap

Wavelength λ ↓

$$resolution = k_1 \cdot \frac{\lambda}{NA}$$

Exposure wavelength (λ)

436nm : g-line

365nm : i-line

248nm : Deep-UV (KrF)

193nm : Deep-UV (ArF)

157nm : Vacuum UV (F2)

13.5nm: Extreme UV (EUV)



Lord Rayleigh

k_1 factor ↓

Low k_1 lithography ($k_1 \geq 0.25$)

Resolution enhancement techniques,
process control.

NA ↑

Projection lens NA

Dry lithography : ≤ 0.93



Immersion lithography : ≤ 1.35

EUV lithography: $0.25 - 0.32NA$

What is EUV lithography ?

The EUV radiation (13.5nm) is strongly absorbed by all known materials and gases. As a consequence:

- The **optics** must be **reflective** and fully contained in **vacuum**
- The **reticle** must be **reflective** too, and **no pellicle** can be used to keep the possible defects out of focus.
- All mirrors (including the reticle) use an alternating stack of Mo/Si layers with a theoretical maximum reflectivity (under normal incidence) of only 74%. Keeping the mirror count to a minimum is a priority.
- Lots of EUV **intensity** is **lost** (high power is needed).



CRITICAL ISSUES: source power, masks and resists

EUV performance

28nm L/S

30nm IL

32nm LES

32nm CH

12.4mJ/cm²
LER = 4.2nm

11.8mJ/cm²

LES = 15nm


14.8mJ/cm²

Local CDU: 1.2nm


Good process window for 28nm L/S
Good photo speed and good resist profiles

EUV extendability

Self-aligned double patterning




Moore's law & transistor scaling



Research challenges

Technology complexity increases

- Many options still to be researched
- Combination of new materials & architectures
- System/Circuit-level implications






Transistor scaling

Power... Performance... Area

Device power

From switch to dimmer



Gate oxide leakage or tunneling current




- As oxide thins down leakage increases exponentially

Need new materials and/or new architectures !


Device power

How to tackle the problem?


Solution → new materials
e.g. **high-K dielectric**






High- κ / metal gate



Gate **First** High- κ /Metal Gate





Gate **Last** High- κ /Metal Gate




Device power

From switch to dimmer



Subthreshold leakage

- Short channel forms no effective barrier
- Threshold voltage not scaling as fast as V_{DD}




Need new materials and/or new architectures !

Fully depleted devices




FinFET


Solution → New Architecture
 e.g., **Fully Depleted Devices**
 for better short-channel control



UTSOI



Quantum Well




Transistor scaling

Power... Performance... Area

Device scaling roadmap



Ge/III-V, VFET, TFET, NW, Graphene...



Device performance

Strain engineering and high-mobility channels



	Hole mobility (cm ² /Vs)	Electron mobility (cm ² /Vs)
Si	430	1600
Ge	3900	3900
GaAs	400	9200
InAs	500	40000



Device performance

Strain engineering and high-mobility channels



	Hole mobility (cm ² /Vs)	Electron mobility (cm ² /Vs)
Si	430	1600
Ge	3900	3900
GaAs	400	9200
InAs	500	40000



Selective (in STI trenches) III/V QW MOSFET

Key Characteristics

“ART” (Aspect-Ratio-Trapping) with InP-on-Si buffer
MOCVD 8” Epi (AIXTRON), with raised (n+)-InGaAs S/D




1st functional transistor characteristics !

Work on-going for further improvement in buffer defectivity and doping (insulation)

High mobility channel materials

Co-integration with standard Si CMOS



1. **Selective growth** of (Si)Ge and/or III/V in STI trenches
2. **High-κ gate stack** for low EOT
3. Self-aligned **doped raised S/D** for contacts
4. Further **strain engineering** for mobility boost




p QW FET

High hole mobility for III-Sb p-channel


InSb followed by GaSb has the largest hole mobility compared to Ge, InGaAs and GaAs

Optimized structural stack quality


The **AISb interfacial layer** plays a key role in the growth of high quality QW stack




What's next ?



Exploratory devices: TunnelFETs




Ge-source n-TFET
InAs-source ($In_{0.6}Ga_{0.4}As$) p-TFET



- ■ ■ : silicon
- : germanium
- : indium-arsenide

Heterojunction TFET boosts the ON current by increasing the source tunneling efficiency by using low bandgap material in the source





HTFET schematic view



Tunnel-FET basic idea: use the band-to-band tunneling in p-i-n device as an energy filter to overcome the 60mV/decade subthreshold slope limitation

ON/OFF switching determined by band-to-band tunneling at source side

Exploratory devices: TunnelFETs



- Extensive modeling effort to calibrate tunneling efficiency (using P-i-N diodes)
- Enable exploration of new device concepts
- Integration of demonstrators (vertical & horizontal) in progress


The pinch-off nanowire MOSFET

A junctionless device

- Negative gate voltage will push the majority carriers (electrons) to the middle of the wire. For sufficient negative gate voltage the channel is pinched off.
- No source and drain needed


junctionless nPOFET

no strain, [001] channel
 $R = 5 \text{ nm}$, $L = 16 \text{ nm}$
 $V_{DS} = 1 \text{ mV}$
 $V_{GS} = 0 \text{ V}$



junction nMOSFET

no strain, [001] channel
 $R = 5 \text{ nm}$, $L = 16 \text{ nm}$
 $V_{DS} = 1 \text{ mV}$
 $V_{GS} = 1 \text{ V}$




Bulk (volume) transport vs interface transport

Difference in charge density leads to difference in transport type

NMOSFET ON

$$V_G \gg V_T > 0$$


Electron density profile




pinch-off MOSFET ON

$$V_G = 0 > V_T$$

Electron density profile







$L = 16 \text{ nm}$




DIBL (nPOFET) \approx DIBL (nMOSFET) $\approx 177 \text{ mV/V}$
 SS (nPOFET) \approx SS (nMOSFET) $\approx 60 \text{ mV/dec}$

Integration of CVD graphene



~1x1 cm² die w/TaN markers
 E-beam lithography
 Liftoff metallisation
 O₂ plasma etching



graphene





Integration of CNTs in interconnects



Chiodarelli N. et al., J. Electrochem Soc, 157 (10) (2010)


Demonstration of CNT interconnects in VIAs and contacts

DRAM scaling challenges





Source: Qimonda

DRAM Capacitor scaling: EOT and physical thickness scaling at target leakage current



New high-k dielectrics with $k > 100$ and noble metal electrodes with large WF required to enable DRAM scaling below 20 nm node

FLASH scaling challenges







Source: Micron

Floating Gate scaling: cell interference and coupling ratio (CR) reduction are the major issues when scaling and planarizing the floating gate (FG) Flash memory cell

High-k dielectrics for Inter Poly Dielectric to increase CR & FG stack engineering required to enable Flash scaling below 20 nm

Memory program: some achievements




Moore's law & transistor scaling

1965

2002-2003
~ 90 nm

~ 16-14 nm



Lithography Enabled Scaling




Materials Enabled Scaling

3D Enabled Scaling



3D stacked interconnect




Impact TSV proximity on transistor



Keep-Out-Zone determined to minimize TSV impact on CMOS device using TCAD model in combination with experimental data




3D Design path finding tool




Path-finding

- Fast prototyping tool trades accuracy for rapid turn-around
- Based on early compact models and design rules
- Output spatially aware estimate of performance and power
- Output data for cost and thermal evaluation
- Output specs for design authoring tools


Optical interconnects roadmap



Optical interconnects roadmap



Si photonics





E-O-E transceiver : Key Features

- Single platform integrating all optical functionalities
- CMOS-like fabrication processes
- Small photonics component footprint
- 3D connectivity to CMOS wafers for improved O-E performance



Si photonics

Passive components library



Ring resonator





AWG Mux/Demux



Crossing






Polarization rotator












All devices are fabricated on the same platform

More Moore vs More than Moore

CMOS CMOS Scaling











CMORE Multi-functional SOC/SIP



Source: SAMSUNG

MEMS technology options

For tight integration with driver IC

	 <p>SIP: Stacked die</p> 	 <p>SIP: F2F</p> 	 <p>SIP: 3D via</p> 	 <p>SoC: monolithic</p> 
Interconnect pitch	~ 50 um	~10um	~10um	~1um
Interconnect parasitics	few pF	>100fF	<100fF	few fF

Monolithic approach:


- Most compact solution
- Best solution when needing high density interconnect and low parasitics
- Requires compatible die sizes

3D stacking


- Wirebond, flip chip, TSV depending on interconnect density and parasitics
- Offers more choices in MEMS technologies and die size combinations

IMEC MEMS last technology


Different above CMOS MEMS approaches		
	Al	Poly-SiGe
Post CMOS integration	yes	yes
Fracture strength [GPa]	0.2	> 2
Mechanical Q	low	> 10.000
Reliability	creep: hinge memory effect	No creep





CMOS integrated SiGe gyroscope



Bolometer: poly-SiGe




SiGe cantilever array







Poly-SiGe:

- better mechanical properties than Al: higher strength and Q factor
- better reliability properties than Al: less creep and fatigue

11 Mega pixel micro mirror chip




- 11M pixel MEMS + CMOS integration
- 8x8 μm pitch on SiGe platform (Al coating)
- 6 kHz update rate
- Analog tilt angle control
- Extreme mirror flatness <10 nm
- No mirror fatigue & creep





Sensors everywhere

The 2010 Trend Watch Sensor Survey Results

HOT SENSOR TECHNOLOGIES



March 1, 2010



McKinsey: "Get Ready For Sensor-Driven Business Models" (March 3, 2010)

Underlying the Internet of Things are technologies such as RFID, **sensors** and smart-phones





Vision for sensor development

Mission statement:

Development of ultra-low power micro/nanosensors for (bio-) chemical detection including the required read-out and driver circuits implemented in standard cleanroom environment


Main targets

- Increased sensitivity and/or selectivity
- Ultra-low-power (< 20mW)
 - energy autonomous
- Miniaturized integrated sensors
- Cost-effective fabrication




Body area networks examples

Personal healthcare & lifestyle solutions



Necklaces/patches




Watch-type



Headsets




Base Stations





e-Nose

Advanced sensing in complex environments


Human olfactory system





e-nose: array of non-specific, cross-reactive sensors combined with an information processing system



$$\frac{\Delta f_n}{f_n} = \frac{1}{2} \left(-\frac{\Delta m}{m} + \frac{\Delta k}{k} + \frac{\alpha_n \Delta \sigma}{1 + \alpha_n \sigma} \right)$$




e-Nose: low power is the key




e-Nose: from vision to reality:

Die = 8.8 mm x 8.8 mm, 160 resonators



$w = 100 \mu\text{m}$
 $L = 500 \mu\text{m}$
 $h = 8 \mu\text{m}$
 Coating: PMMA
 Detection: Optical Beam
 Power = 2 mW



$w = 65 \mu\text{m}$
 $L = 750 \mu\text{m}$
 $h = 500 \text{ nm}$
 Coating: PMMA
 Transduction: Piezoelectric actuation/detection
 Power = 0.00017 mW (170 nW)


10^{-5} frequency shift / %EtOH

$2.6 \cdot 10^{-3}$ frequency shift / %EtOH



10.000 times more power efficient
 260 times responsivity increase


Energy storage



Thin film

Miniature

<~1g
<~0.1cm³
10uAh-1mAh
disposable & autonomous systems



Emerging Technologies

Battery packs

Portable

~10-100g
1-10cm³
10mAh-1Ah
portable electronics



Li-ion battery pack:
8cells
14.4V, 73Wh
(5A.h)

Mobile

~1kg-100kg
0.1-1m³
10Ah-100Ah
automotive transportation




450kg (200kW)
375V, 56kWh (eq. 8L gaz)
6800 cells (18mmx65mm)

Storage for micro systems:

- All Solid-State devices (integrated systems)
- Microelectronic fabrication techniques

Size determines total capacity:


- High energy density even more important for small form systems



3D charge storage roadmap and application drivers

Module development:

Application drivers:



Conclusions

Nano-electronics will continue to drive innovation in many fields.

Societal progress will be enabled by the merger of nano-electronics, nano-technologies, bio sciences and energy efficient technologies.

Global collaboration including entire value chain is required to address the huge R&D challenges.