

# Semiconductor Metrology:

## Past Present and Future



g dan hutcherson

This report has been reproduced for NIST's 2017 International Conference on Frontiers of Characterization and Metrology for Nanoelectronics.  
It is approved for public release with attribution to VLSIresearch.


# Metrology Time Machine: Dawn of the IC

- Microscopes dominate
  - Wafers handheld under lights for film thickness uniformity
- SEMs used for off-line FA
- Demand first driven by military/aerospace
  - A **computer w/tubes** would be **Empire State building** sized for a **moon shot**



Wafer Inspection in the 60's at Fairchild Semiconductor

# The Leading Edge: ~1980



# Metrology Time Machine: 1980's

Two

Philosophical

Approaches:



# The Leading Edge Issues: 1980's

Breaking the  
1 $\mu$  Barrier

Move from  
100 to  
125 to  
150mm


SPC, CD,  
and Overlay  
Control enter  
the scene

Optical dead  
Electrons &  
X-rays on the  
way

Move from  
Automated  
Microscopes  
to Inspection


Ramp yields  
go from 20%  
to 60%

# History of Inspection



# Yield shifts gear in the 80's


- It **started in memory**
  - And would follow in logic
    - By the 90's
- **Metrology** and steppers
  - **made it possible**
- **Japan's** great chip makers of the day brought **a live or die incentive** to the battlefield.







# Metrology Time Machine: 1980's



NC 353.60  
RECEIVED  
JUN 18 1985  
VLSI Research

## MODEL EP-1035 HITACHI IMAGE PROCESSOR CD MEASUREMENT ACCESSORY

— ITS FEATURES AND SPECIFICATIONS —

The image shows the front cover of a manual for the Hitachi Model EP-1035 Image Processor CD Measurement Accessory. The cover is yellow with black text and features the Hitachi logo at the bottom. There is a stamp at the top right indicating it was received on June 18, 1985, from VLSI Research.

## APPLICATION DATA

**1 Auto measurement-1**

Specimen: IC pattern  
CD measurements of an IC pattern selected by 2 sets of cursors were taken. Edges of the IC line are detected automatically by this system and are shown by white dots. The measured points are clearly seen on the picture. Figures in the middle right are a number of measurements (N=36), average value of measurements (AV=4.75  $\mu\text{m}$ ) and standard deviation (SD=0.02  $\mu\text{m}$ ). Data on the top left shows respective cursor separations.

**2 Auto measurement-2**

Specimen: IC pattern  
Space width of an IC was measured. Edges of the IC line were detected toward right and left from the cursors (X) and they are shown by white dots.

**3 Auto measurement-3**

Specimen: IC pattern  
Pitch width of an IC pattern was measured. Edges of the IC line were detected toward right from the cursors (X). White dots represent the edge of the IC line.

**4 Auto measurement-4**


Specimen: IC pattern  
This is an example of rotated image. In spite of the fact that the IC pattern is not aligned to the cursors, this system automatically detects the rotation and computes the true space width by cosine  $\theta$  correction.

**A manual CD measurement by cursor**  
Specimen: IC  
CD measurements of an IC line held between 2 sets of cursors are shown at the top left. Figures in parentheses indicate number of pixels (picture element). "D" indicates diagonal measurement.

The star (\*) marks at AV=4.97  $\mu\text{m}$  and SD=0.04  $\mu\text{m}$  indicate that these are rotation corrected values.

4


# The Leading Edge: ~1985




**Microsoft**

# Yield dividend would drive metrology

- Ramp yields went from 20% to 60%
  - Between 1980 and 2000
- Yield added an additional kick to Moore's Law
  - Only possible with process diagnostic tools



# Metrology Time Machine: 1990's



A New  
Paradigm  
Emerges:

# The Leading Edge: ~1990



# The Leading Edge Issues: 1990's

Getting to  
"deep-sub-  
micron

Move from  
150mm to  
200mm

SPC rises to  
the top of  
the control  
issues

Optical dead  
for  
metrology...  
Electrons on  
the way

Threat of  
Japan

Rise of the  
Tigers:  
Korea &  
Taiwan

# @ ISS Europe 1992:

There was a ...


- Can't beat Japan attitude
  - They “won by cheating”
- *But Europe was holding it's own ground*
  - *Doing a much better job than America*

**Why such a Dark Outlook?**

## SIEMENS


IN-STAT  
May, 1991

► During the last five years, US-semiconductor companies lost marketshares badly, European companies lost slightly, whereas Japanese and ROW-companies increased their market shares.



CAGR 85...90

- US-Companies: 14%
  - Japanese Comp.: 23%
  - European Comp.: 17%
  - ROW-Companies: 47%
- Σ Market: 19%



Source: Dataquest, In-Stat, ICE

Marketshares of Companies by Headquarter Location

HL GP, 04/91

Source: ISS 1992, Hartwig Reull


# What some said @ ISS Europe 1992:

- Fabs getting too expensive
- That Europe lacked:
  - Strategic Planning
  - Critical Scale
  - Lacked a modern economic policy
    - Adam Smith vs. Keiretsu

**The Future looked  
Dark to Europeans  
and many others**

SIEMENS

E K F ; Norway 09/90




Hutcheson-Law

HL 08.90  
Dr. ...

Source: ISS 1992, Hartwig Reull



# History of Inspection



# Metrology Time Machine: 1990's

## Hitachi S6000



**Introduction**

The Hitachi S-6000 C-D measurement SEM has been widely used in the leading semiconductor device manufacturers throughout the world. The Hitachi S-6100 is an upgraded version of the S-6000.

It has an improved imaging resolution of 8 nm at a low 1 kV operation which is in response to an ever-increasing need in future wafer processing for higher integration and density. It retains the field-proven high performance and reliability of the cold field emission electron source as well as an overall system stability which have been established with the S-6000. The S-6100 is a new C-D measurement SEM for the coming age.

### Features

#### 1. Outstanding high resolution of 8 nm at 1 kV operation.

The S-6100 allows a high resolution image of 8 nm or better at a low operating voltage of 1 kV and at a flicker-free TV scan rate on a CRT monitor. This high performance allows C-D measurement of deep sub-micron patterns of ULSI which is moving from the present 4M bits to 16M bits or even 64M bits. Demonstrated at the right are typical images of deep sub-micron processed patterns.



#### 2. Software compatibility with the S-6000.

The S-6100 has the same operation controls and measurement software as the S-6000. Operators who have been trained on the S-6000 can operate the S-6100 without any problem. Both instruments use the same operating commands so that there will be no confusion among multiple operators.

#### 3. Optional accessory compatibility with the S-6000.

Most optional accessories for the S-6000 are available for the S-6100 also. These options include data transfer, remote control via external computer, raster rotation, edge roughness measurement, photo CRT unit, recording camera, etc.

May 22, 1990 (P)  
Typical Selling Price = \$450K → \$550K



### Specifications

#### PERFORMANCE

Water size: 4", 5" or 6" diameter (3" dia. or option)  
Secondary electron image resolution: 8 nm guaranteed at 1 kV, on CRT screen TV image.  
Magnification: ×100 ~ ×150,000  
C-D measurement: Cursor type (both horizontal and vertical directions)  
Line profile type: 0.1 ~ 100 μm  
Reproducibility: ±1% or ±0.02 μm (whichever greater)

#### SAMPLE STAGE

Movement: X, 150 mm  
Y, 150 mm  
Drive: CPU control (both X and Y)

#### SAMPLE HOLDER

Wafer holder: One 4", 5" or 6" holder (additional holders at option)  
3" holder at option  
Automatic (cassette) → loader → sample stage → loader → cassette) or manual.

#### ELECTRON OPTICS

Electron gun: Cold field emission source  
Accelerating voltage: 0.7 ~ 1.3 kV (10 V/step)  
(No.)

#### DISPLAY SYSTEM

Viewing CRT: 12" (field 180 × 180 mm) × 1  
Photo CRT: Field 90 × 90 mm × 1 (option)  
Averaging mode  
Summing mode

#### VACUUM SYSTEM

System: Full automatic dry vacuum system  
Ion pump × 2  
Turbo molecular pump × 2  
Rotary pump with foreline trap × 2

#### SECURITY


EPO: Emergency power-off switch provided.  
Instrument is protected against power, vacuum, and compressed air pressure failures.  
Continuous supply is required.



For further information, please contact your nearest sales representative.

REPRESENTATIVE  
MAY 1990

### INSTALLATION LAYOUT



### INSTALLATION CONDITIONS

Ambient temperature: 15°C ~ 25°C (Δt < 5°C)  
Power: Single phase AC 100, 115, 200, 208, 220, 240 V, 7 kVA (50/60 Hz)  
Grounding: Independent grounding (100 ohms or less)  
Gas air: N<sub>2</sub> Gas: 400 ~ 880 kPa for venting  
Air: 500 ~ 880 kPa  
Vacuum: P < 13 kPa for auto-loader

### DIMENSIONS & WEIGHT

Column: 105(w) × 123(d) × 165(h) cm, 680 kg  
Display: 55(w) × 102(d) × 165(h) cm, 150 kg  
Power supply: 36(w) × 67(d) × 150(h) cm, 200 kg  
RP-1: 36(w) × 56(d) × 52(h) cm  
RP-2: 36(w) × 56(d) × 52(h) cm

### STANDARD EQUIPMENT

Column	1
Display	1
Power supply	1
Rotary pump	1 set
Standard tools	2
Spare & expendables	1 set
Instruction manual	1 set

### OPTIONAL ACCESSORIES

Photo CRT unit with 4" × 5" camera (separate unit)	
Printer (separate unit)	
Water holder (for 3" wafer)	
Cross section holder	
Air compressor	
Raster rotation	
Data transfer	
Edge roughness measurement	

(Alteration reserved.)

Printed in Japan (H) EX-6710 1990


# Metrology Time Machine: 1990's

Even KLA got on the e-beam bandwagon

- Optical would die out after 200nm ...
- But we still were not in the nanochip era
  - They were microchips


**KLA** Scanning Electron Beam Inspection <sup>353.63</sup> RECEIVED JUL 23 1992

The continuing reduction in feature sizes and the need to detect defects a small fraction of the linewidth on leading edge semiconductor devices is becoming increasingly challenging for inspection systems using light-optical imaging. Scanning Electron Microscopes (SEMs) offer high resolution imaging with large depth-of-focus, but until now these systems have been too slow for practical large area inspection. To address this need, KLA has developed SEMSpec, a high-speed electron beam inspection system compatible with 64MB through 1GB DRAM device technology.



**The Need for Electron Beam Inspection**

As semiconductor feature sizes reduce, the size of critical defects also reduces. On 64MB (0.35 $\mu$ m) devices and beyond, "horizontal defects" that are typically half the feature size are difficult to detect optically, and e-beam inspection is the best solution. Even on today's production devices, "vertical defects", which have a small cross section but a height sufficient to bridge critical layers, are frequently beyond optical resolution.



DRAM Generation	Optical Inspection Range (microns)	E-Beam Inspection Range (microns)
1M	0.5	0.02
4M	0.2	0.02
16M	0.1	0.02
64M	0.05	0.02
256M	0.025	0.02
1G	0.0125	0.02

**SEMSpec Family**

Two variants of the SEMSpec system address the primary applications of multilayer wafer inspection and X-ray mask inspection. Operating at 800V and 20kV respectively, these systems provide defect detection down to 0.05 $\mu$ m on 0.1 $\mu$ m minimum linewidth product. Inspection speed is 27min/cm<sup>2</sup> at maximum sensitivity, increasing to 1.4 min/cm<sup>2</sup> at 0.25 $\mu$ m defect sensitivity. Both systems provide facilities for reviewing defects at high magnification and automatically archiving the image data. The KLA 2730 combines the features of both the mask and wafer inspection systems, offering both 800V and 20kV inspection capabilities in a single instrument.

KLA Instruments Corporation 3520 Bassett Street, Santa Clara, CA 95054 (408)434-4200

# Metrology Time Machine: 1990's

The big change was the KLA's concept of...


## Yield Management

Developed in Korea with Samsung, it would upend the memory market

**Samsung** was trying to get the most  
**good die-out-per-wafer**

by inspecting to cull out the yield killers


**Japan** was stuck on the old **make-it-perfect**  
philosophy: they were after **the perfect cleanroom**



# Metrology Time Machine: 1990's

We were starting to **put it all together** with **data visualization** tools linked to distributed inspection and metrology platforms


It may not have worked well, but it was **visionary** – this was **the future**



# Metrology Time Machine: 1990's

**Lithography** was rising to the top of the issues

**Overlay Control** broke into the fab and **became** an **in-line** process step



WAVER  
INSPECTION  
DIVISION

353  
442  
353.58 30 8/29/95

### Process Control for Advanced Lithography

The KLA 5011 offers advanced overlay registration metrology with precision and accuracy designed to optimize lithography processes as fine as 0.35 micron. The accompanying analysis package improves wafer stepper utilization by tracking each tool's performance to achieve long term control. The operator interface is designed for ease of use with features that simplify production operation. On-line process qualification and off-line engineering analysis are delivered in a flexible configuration featuring KLA advanced Coherence Probe imaging technology.

**Performance**

The KLA 5011 sets a new standard for metrology performance with tool-induced shift (TIS) of 5 nanometers and long term repeatability of 7.5 nanometers (3 $\sigma$ ). Designed for high volume production usage, the system is equipped with two, or optionally three, cassettes and ultrasonic robotic wafer handling. The fully automatic high-speed wafer alignment system requires no dedicated targets. Each tool is configured for a customer-specified wafer diameter up to 200mm. Computer communications include multiple RS-232 ports and an optional bidirectional SECS interface. Data are automatically transferred from the KLA 5011 to the parallel, off-line KLA 252X analysis workstation which provides stepper set-up and calibration, stepper matching, and lens distortion analyses.

The user interface features menu-driven system operation and flexible, interactive analysis software. Wafer layout maps are automatically generated from captured images, making wafer navigation simple and fast. Automatic TIS calibration speeds set-up

and performs real-time self correction. A high resolution video monitor is provided and an optional video image printer can be integrated into the operator console. For additional flexibility, an optional off-line program editor is available, allowing remote modification of program parameters without interruption or degradation of the KLA 5011 performance.

**Technology**

From the industry leader in image processing, the KLA 5011 is a third-generation overlay metrology system. Patented Coherence Probe white light interferometry identifies surfaces, not just edges, enabling the system to respond robustly to process and image quality variations which can degrade the performance of a less sophisticated system.

**Cost of Ownership**


The KLA 5011 is designed for high reliability, operating with MTBF in excess of 750 hours. The system is also characterized by high throughput, a small footprint, and a competitive price. Set-up time is minimized by porting programs among tools, including older KLA 5000 systems. The combination of features available on the KLA 5011 delivers low cost of ownership which is critical to competitive manufacturing. In addition, the precise performance of the system provides a higher quality of data, avoiding costly lithography process errors. As features continue to shrink, the KLA 5011 manages the overlay registration budget, keeping pace with aggressive geometries. This advanced tool offers a strategic manufacturing advantage by optimizing the output of the lithography module. The KLA 5011 works to lower the cost of ownership of the steppers it supports.

**KLA**  
INSTRUMENTS  
CORPORATION

# Metrology Time Machine: 1990's

## *In the 90's*

- Process diagnostic tools used across ...
  - **12 production areas**
  - **11+ critical applications**
- Versus 1 and 2 before 1980



# The Leading Edge: ~1995






# Metrology Time Machine: *As the 1990's close, you still see it as **humans clustered around a tool ...** but it's data not images that are being looked at*



# Yield dividend continues to drive metrology

- But it's no longer the good-die, bad-die, and ugly story
- Profits now come from sort yields
  - Better performance yields better prices
- It's now a good, better, best focus



# Metrology Time Machine: 2000's

Inspect  
to Cull  
Problems

Make it  
Perfect

Inspect  
to  
Improve

Cleanroom Particles  
were no longer the  
problem. ***Tools  
were the problem***

# The Leading Edge Issues: 2000's

Microchips  
become  
Nanochips

The first mass-  
produced  
nanotechnology

Move from  
200mm to  
300mm


CDU, LER, and  
Overlay Control  
become big  
contributors to  
profitability

Electrons learn  
to live with their  
bigger brother:  
Optics

Millennium  
mania, the dot-  
com bust, and  
the Great  
Recession =  
the lost decade

Ramp yields go  
from 60% to  
80% for  
memory


# History of Inspection



# The Leading Edge: ~2000



Irwin Jacobs  
is trying to  
merge these  
two



is a book store




is a start-up  
and like  
1000's of  
other  
internet  
startups ... **it**  
**has no**  
**Business**  
**Model**

# The Leading Edge: ~2005



# The 2000's: the Lost Decade

- Focus shifted to M&A
- Rationalization to control cost





# The Leading Edge Issues: 2010's

**Microchips  
become  
Nanochips**

The first mass-  
produced  
nanotechnology

**We flirt with  
450mm**

**CDU, LER,  
Overlay  
Control are  
the biggest  
contributors to  
profitability**

**New materials  
and devices**

**3D emerges  
everywhere**


**Yields are  
expected  
Fast ramps  
and time-to-  
market**

# The Leading Edge: ~2010


amazon

Google

facebook



# History of Inspection




# The Leading Edge: Today



# Metrology Technologies are Complementary

Proof: Share of optical relative to e-beam is slightly higher than it was 35 years ago

Both core technologies have not lost their usefulness. They have enhanced it with many new applications



# Why Complementary Metrology Technologies are **Triaged** in the Fab


E-beam	Brightfield	Darkfield
Low	Affordability	High
High	Resolving Power	Low
Low	Coverage	High
Low	Throughput	High

# Every nanometer matters in 3D patterning

## Smaller Process Window



## Metrology / Performance



FinFET key parametric measurements

**Metrology** provides comprehensive data to decipher pattern issues


You can't fix  
what you can't  
find

You can't control  
what you can't  
measure

Source: KLA-Tencor

# Non-Litho Errors Dominate Patterning

*Emergence of Non-Litho Errors leads to more complex patterning control*




LELE CDU/Overlay budget example

Source: KLA-Tencor

CDU = Critical Dimension Uniformity  
PPE = Pattern Placement Error


Process control inside and outside the litho cell is critical for meeting patterning requirements





# Dimensions of Process Control

- **x, y & z**
- **Feed-forward** in addition to Feedback
  - Optimized algorithms
  - Ability to correct process backward and forward



Source: KLA-Tencor's 5D™ Patterning Control


# SpectraFilm Capabilities

*supports a diverse range of film applications*

- **BBSE**
  - **Broadband Spectroscopic Ellipsometer**
- **SWE**
  - **Single Wavelength Ellipsometer**
- **IRSE**
  - **Infrared Spectroscopic Ellipsometer**

Source: KLA-Tencor

Targeted Applications
Thin Multi-Layer Films NO, ONO, SiGe
Thick Single Layer Films Oxide, Photo Resist, $\alpha$ -Carbon
Thick Multi-Layer Films DARC/Oxide, OPO, ULK Stack
Extreme Multi-Layer Films 3D NAND




# Fab-Wide Process Control

*Metrology data drives feedback and feed forward control loops*


## Address fab-wide sources of pattern variation

- Optimize processes that can affect patterning
- Augment information available for scanner corrections

Source: KLA-Tencor




# Metrology Time Machine: 2020 & Beyond



Process diagnostics will be much more about how the machines learn


# History of Inspection



# Growth has come back

While it won't be the go-go era before 2000, it will still be solid growth


As long as we continue to deliver on new technology



# The Leading Edge: Tomorrow



**And???**



# Metrology Time Machine: What's After Tomorrow?

## Cognitive Computing

- The wave after IoT/Cloud
- Watson is 5 years old
  - Won Jeopardy in 2001
  - Now it's working with Doctors to solve cancer
  - It is a decision making tool
    - ***Not a replacement for decision makers***

Watson knows what ...



you don't know,  
what you forgot,  
or forgot that you forgot.





# Cognitive and Process Diagnostics

- AI as the Next Big Thing. It's that and more
  - The reason is similar to our history of NBTs
- Cognitive is going to require completely new types of device structures and architectures.
  - More compute performance that uses less power
  - That is the inalienable truth of the history of silicon.
  - That means better ways to move that data between memory and processor
- Cognitive will be as disruptive as what's come before,
  - Smart is not good enough, Smart is the new dumb
    - Things have to think ahead
    - They have to anticipate
    - They have to decide and act
    - ***And that's the future of silicon***
- ***The question is ...***
  - ***What to do in the cognitive fab?***
    - ***Metrology on steroids with FF & FB***
    - ***How to apply the new technology?***
    - ***IoT + Big Data + Cloud + ...***



# Thank You



Get the Apps

# VLSIresearch *Web sites*

## VLSIresearch.com

- Award-winning market research and analysis
- For research on semiconductors, manufacturing, and photovoltaics

## ChipHistory.org

- Preserving the history of semiconductors for future generations
- Virtual history museum
- Based on industry donations

## weSRCH.com

- Where Technology = Opportunity
- A virtual science & engineering conference
- Ads reach > 1M visitors per month
  - 15-20 mins/visit, >1 visit/week
  - High signature authority and income viewership
  - High Yield on Targets for your business

# about VLSIresearch

VLSIresearch is an award-winning provider of market research and economic analysis on the technical, business, and economic aspects of the semiconductor supply chain. Providing intelligence for faster and better decision making, seasoned executives in high technology, government, and finance rely on VLSIresearch's insights to guide them to the right decisions. The formula is simple: **Better intelligence leads to better decisions which deliver better results**. Founded in 1976, VLSIresearch is the leading technology research and advisory company focused on semiconductor related manufacturing. The company's website is [www.vlsiresearch.com](http://www.vlsiresearch.com).

## Research and Services

- The Chip Insider<sup>®</sup>
  - The trusted advisor
- The ForecastPro
  - The semi ecosystem
- Equipment Databases
  - Semi Equipment
- Semiconductor Analytics
  - Know when it's turning as it turns
- Critical Subsystems
  - Eq Supply Chain
- Industry Pulse Pro<sup>®</sup>
- Customer Satisfaction
  - Brand management
- Test Consumable Markets
- Photovoltaics
- Consulting

# Terms and Conditions, Notices, and Disclaimers, etc.

By accepting this report, opening it, or using it you are agreeing to these terms. This report contains valuable proprietary information developed or acquired by VLSI Research at great expense. You have a limited license to hold these materials but do not become the owner of any material. The materials provided are protected by copyright, trade secret, and trademark law. This presentation has been approved by VLSI Research for public release with attribution. The information in the materials may be used by you on a limited basis in your own documents provided that those documents are not-for-sale; VLSI Research's name, brand, or trademarks are not used to endorse a product or company for sales purposes; VLSI Research is clearly referred to as the source of such information; and you obtain written approval prior to use.

This report is provided on an "AS IS," "WHERE IS", "WHERE AVAILABLE", "WITH ALL FAULTS" basis. VLSI Research does not warrant these materials or the information provided therein, either expressly or impliedly, for any particular purpose and VLSI Research specifically disclaims any express or implied warranties, including but not limited to, any express or implied warranties of TITLE, ACCURACY, NON-INFRINGEMENT, MERCHANTABILITY or FITNESS FOR ANY PARTICULAR PURPOSE OR USE.

The sources of the information in this report include numerous individual reports, memos and bulletins from various segments of the industry, annual reports, financial reports, interviews, questionnaires, surveys, technical symposia, trade journals, technical journals and individual assessments by knowledgeable company or industry representatives as well as our own analysis and judgment. Some companies are more cooperative about providing information than others and some companies decline to provide or validate the accuracy of any information. Although the information provided is obtained or compiled from sources VLSI Research believes to be reliable given the oftentimes difficult circumstances under which it is collected, VLSI Research cannot and does not warrant or guarantee the accuracy, validity, truthfulness, timeliness, or completeness of any information or data made available to you for any particular purpose. In no event will VLSI Research be liable to you or any third party, whether in contract, tort or under any other legal theory, for any direct, indirect, special, consequential or incidental damages, or any other damages of any kind even if VLSI Research has been advised of the possibility thereof.

We receive letters and e-mails on current topics covered in our services and/or reports that are of interest to our subscribers, as well as comments on our reports. We value that subscriber input and like to use it. By submitting such material to us, unless you tell us specifically not to publish it, or except to the extent that you give us an embargo date before which you instruct us not to publish it, you authorize us to publish and republish it in any form or medium, to edit it for style and length, and to comment upon or criticize it and to publish others' comments or criticisms concerning it, as the case may be.

This report may contain information concerning stocks that is obtained from the opinions of industry analysts. Quoted past results are not necessarily indicative of future performance. None of the information should be seen as a recommendation to buy or sell any securities. We are not stock analysts or investment advisors. You should contact a registered investment advisor as to the nature, potential, value or suitability of any particular investment action. No information provided is investment advice and any such information is just an opinion and is not tailored to the investment needs of any specific person. Certain statements in this report, other than statements of historical fact, and other written or oral statements made by VLSI Research may be forward-looking. In some cases, you can identify forward-looking statements by terminology such as "may", "will", "should", "expects", "intends", "plans", "anticipates", "believes", "thinks", "estimates", "seeks", "predicts", "potential", and similar expressions. Although VLSI Research believes that these statements are based on reasonable assumptions, they are subject to numerous factors, risks and uncertainties that could cause actual results and outcomes to be materially different from those stated or projected. Those factors, among others, could cause actual results and outcomes to differ materially from the results and outcomes stated or projected in, or implied by, the forward-looking statements. You should understand that forward-looking statements are not guarantees of results or outcomes. New risks and uncertainties arise from time to time, and VLSI Research can not predict those events or how they may affect you, the reader. VLSI Research Inc does not have any intention or obligation to update forward-looking statements after the date of this report.

No part of this report may be used in any legal proceedings nor may any of these materials or the information contained therein be disclosed to any third party, including investors or affiliated firms belonging to investors, outside directors or to your affiliated companies, or reproduced or transmitted to any third party, in any form or by any means – mechanical, electronic, photocopying, duplication, microfilming, videotape, verbally or otherwise – without the prior written permission of VLSI Research.

The Chip Insider<sup>®</sup>, The Industry Pulse Pro<sup>®</sup>, and the CSS 10 BEST logo are registered trademarks of VLSI Research Inc. All other trademarks, service marks, and logos are the property of their respective owners.