




SIA | SEMICONDUCTOR
INDUSTRY
ASSOCIATION

SEMICONDUCTOR
SUPPLIERS




The Interconnect Era of Gigascale Integration

International Conference on Characterization and Metrology for ULSI Technology
Dallas, Texas
March 16, 2005



Interconnect Focus Center





SIA | SEMICONDUCTOR
INDUSTRY
ASSOCIATION


SEMICONDUCTOR
SUPPLIERS




ITRS Objectives

<u>Calendar Year</u>	<u>2012</u>	<u>2018</u>
Interconnect One Half Pitch	35 nm	18 nm
MOSFET Physical Gate Length	14 nm	7 nm
Hi Perf. MPU Transistors/Chip	3.5 billion	14 billion
DRAM Bits/Chip (at introduction)	32 Gb	128 Gb
Number of Interconnect Levels	12-16	14-18
On-Chip Local Clock	20 GHz	53 GHz
Chip-to-Board Clock	15 GHz	56 GHz
# of Hi Perf. ASIC Signal I/O Pads	2500	3100
# of Hi Perf. ASIC Power/Ground Pads	2500	3100
Supply Voltage	0.7-0.9 Volts	0.5-0.7 Volts
Supply Current	283-220 Amperes	396-283 Amperes
Hi Perf. Chip Power Dissipation	(240)198 Watts	(300)198 Watts

[**2003 ITRS**, **2004 ITRS**]



Interconnect Focus Center






SIA | SEMICONDUCTOR
INDUSTRY
ASSOCIATION


SEMICONDUCTOR
SUPPLIERS



Interconnects are projected to become
the principal determinants of the
latency, energy consumption and cost
of gigascale silicon chips.



Interconnect Focus Center






SEMICONDUCTOR
SUPPLIERS




INTERCONNECT FOCUS CENTER

International Conference on Characterization and Metrology for ULSI Technology
Dallas, Texas March 16, 2005



Interconnect Focus Center






SEMICONDUCTOR SUPPLIERS




Faculty PI and Student Participation in IFC- Participation by Site

	PI's	Students
Stanford	10	18
MIT	13	31
SUNYA	9	20
Rensselaer	9	31
Georgia Institute of Technology**	7	19
<i>Cornell</i>	1	3
<i>UC Santa Barbara</i>	1	2
<i>UT Austin</i>	1	1
<i>UCF</i>	2	2
<i>Carnegie Mellon</i>	1	2
<i>NCSU</i>	3	2
<i>UC Berkeley</i>	3	2
Total Participation	60	133

**Lead University



Interconnect Focus Center





SEMICONDUCTOR
SUPPLIERS



Interconnect Focus Center

Leadership Council

Prof. Alain Kaloyeros

SUNY at Albany

Prof. James Meindl*

Georgia Tech

Prof. Pulickel Ajayan

RPI


Prof. Anantha Chandrakasan

MIT


Prof. David A. B. Miller

Stanford

*
Chairman



Interconnect Focus Center





SIA | SEMICONDUCTOR
INDUSTRY
ASSOCIATION


SEMICONDUCTOR
SUPPLIERS




Interconnect Focus Center

Program Matrix

	Driver 1 High Performance Network Chips <i>Krishna Saraswat, Stanford</i>	Driver 2 Low-Energy Mixed-Signal Wireless Node <i>Anantha Chandrakasan, MIT</i>
Task 1 Electrical Interconnects <i>Alain Kaloyeros, SUNYA</i>		
Task 2 Optical Interconnects <i>David Miller, Stanford</i>		
Task 3 Thermal Management & Power Delivery <i>Paul Kohl, Georgia Tech</i>		
Task 4 Circuit & System Design & Modeling <i>Duane Boning, MIT</i>		



Interconnect Focus Center






SIA | SEMICONDUCTOR
INDUSTRY
ASSOCIATION


SEMICONDUCTOR
SUPPLIERS



Interconnect Focus Center		
Program Matrix		
	Driver 1 High Performance Network Chip <i>Krishan Saraswat</i>	Driver 2 Low-Energy Mixed Signal Wireless Node <i>Anantha Chandrakasan</i>
Task 1 Electrical Interconnects <i>Alain Kaloyeros</i>		
Task 2 Optical Interconnects <i>David Miller</i>		
Task 3 Thermal Management & Power Delivery <i>Paul Kohl</i>		
Task 4 Circuit & System Design & Modeling <i>Duane Boning</i>		



Interconnect Focus Center





SIA SEMICONDUCTOR
INDUSTRY
ASSOCIATION

SEMICONDUCTOR
SUPPLIERS



A High Performance(40Tb/s) Computing/Communication Chip

Enables


- Scalable routers and switches
 - 40Tb/s single-chip router
 - Petabit router ~ 100 chips
- Supercomputers
 - 640GFLOPS/chip
 - PFLOPS machines with high global bandwidth with 2K chips

Prevents high-capacity systems from being limited by interconnect

(Courtesy Prof. M. Horowitz)


40Tb/s Optical I/O
1024 x OC-768

IFC, GSRC & C&SSC
Collaboration




64 Tiles
64b Processor
+ 4Mb DRAM

100Tb/s On-Chip
Bisection BW



Interconnect Focus Center





SIA | SEMICONDUCTOR
INDUSTRY
ASSOCIATION


SEMICONDUCTOR
SUPPLIERS




Interconnect Focus Center

Program Matrix

	Driver 1 High Performance Network Chip <i>Krishna Saraswat</i>	Driver 2 Low-Energy Mixed Signal Wireless Node <i>Anantha Chandrakasan</i>
Task 1 Electrical Interconnects <i>Alain Kaloyeros</i>		
Task 2 Optical Interconnects <i>David Miller</i>		
Task 3 Thermal Management & Power Delivery <i>Paul Kohl</i>		
Task 4 Circuit & System Design & Modeling <i>Duane Boning</i>		



Interconnect Focus Center






SIA SEMICONDUCTOR INDUSTRY ASSOCIATION

SEMICONDUCTOR SUPPLIERS



Low-Energy Mixed-Signal Wireless Node




IFC, GSRC & C&SSC Collaboration




Key Requirements: Integration of

- Diverse process technologies for *mixed signal* digital, analog, RF and MEMS chips
- Compact **3D** form factor
- High performance, energy efficient computation and communication (Courtesy Prof. R. Reif)



Interconnect Focus Center





SIA | SEMICONDUCTOR
INDUSTRY
ASSOCIATION


SEMICONDUCTOR
SUPPLIERS




Interconnect Focus Center

Program Matrix

	Driver 1 High Performance Network Chip <i>Krishna Saraswat</i>	Driver 2 Low-Energy Mixed Signal Wireless Node <i>Anantha Chandrakasan</i>
Task 1 Electrical Interconnects <i>Alain Kaloyeros</i>		
Task 2 Optical Interconnects <i>David Miller</i>		
Task 3 Thermal Management & Power Delivery <i>Paul Kohl</i>		
Task 4 Circuit & System Design & Modeling <i>Duane Boning</i>		



Interconnect Focus Center






SIA | SEMICONDUCTOR
INDUSTRY
ASSOCIATION

SEMICONDUCTOR
SUPPLIERS




Interconnects Supersede Transistors : **Latency**

Technology Generation	MOSFET Switching Delay, $t_d=CV/I$	“RC” Response Time, $L_{int}=1mm$
1.0 μm (Al, SiO ₂)	~ 20 ps	~ 1 ps
100 nm (Cu, $\kappa=2.0$)	~ 5 ps	~ 30 ps
35 nm (Cu, $\kappa=2.0$)	~ 2.5 ps	~ 250 ps <i>(best case)</i>



Interconnect Focus Center





SIA | SEMICONDUCTOR
INDUSTRY
ASSOCIATION

SEMICONDUCTOR
SUPPLIERS



“Size Effects”: Surface/Roughness & Grain Boundary Scattering of Electrons in Metal Interconnects


Physics predicts no known methodology to eliminate quantum mechanical scattering at boundaries in ultra-narrow conductors

Potential Solution: Interconnect Nanotechnology


Exploit novel nanoscale electronic transport phenomena, such as:

- Ballistic electron transport in nanotubes, carbon chains, and molecules.
- Conduction occurs via quantum channels.
- Potential for ballistic transport at localization lengths $\geq 10 \mu\text{m}$.

Carbon Nanotubes




Molecular Wires




Spintronics



(Courtesy of Prof. A. Kaloyeros)



Interconnect Focus Center






SIA SEMICONDUCTOR
INDUSTRY
ASSOCIATION

SEMICONDUCTOR
SUPPLIERS



Designing Carbon Nanotubes for Interconnect Applications


New Paradigm for Future Interconnect Technology




3-D Architectures, Growth, Integration
Tailoring Nanotube Structure, Properties
Creating and Characterizing Junctions, Networks

Why Carbon Nanotubes ?

- Low Resistivity
- Small Dimensions
- Mechanically Robust
- High Current Densities
- No Electromigration
- High Thermal Conductivity




Near Perfect Nanotubes
Multiwalled and Singlewalled




Nanotube-Contacts

(Courtesy Prof. P. Ajayan)



Interconnect Focus Center





SEMICONDUCTOR SUPPLIERS







Controlled Assembly of Carbon Nanotube Architectures for Interconnects

MSDC & IFC Collaboration

Directed Assembly Based on Substrate Selection

Vertical and Horizontal




50 μm


SiO₂ layer on Si Substrate

Control: Location, Density, Orientation, Dimensions

(Courtesy Prof. P. Ajayan)



Interconnect Focus Center








SEMICONDUCTOR SUPPLIERS



Demonstration of 2-D Carbon Nanotube Wiring Network




Controlled Assembly of Multiple Connections Single-wall Nanotube Networks of Varying Density/Pitch


2 μm

500nm



(Courtesy Prof. P. Ajayan)





Interconnect Focus Center




Carbon Nanotube Interconnects




(Ajayan, RPI)




Interconnect Focus Center



Ideal Carbon Nanotubes versus Copper Wires in 2016 (22nm Node)




In a single CNT: $v = \sqrt{\frac{1}{lc}} < c_0 / 100$




Bundles of carbon nanotubes should be used for interconnect applications to avoid very slow signal propagation.

(Naeemi, Meindl – GIT)




Interconnect Focus Center



Demonstration of CMOS Compatible Polypeptide Molecular Wire

Metallic complexes for charge transport


Self-assembly of functional molecular building blocks using bottom-up science + directed assembly on patterned surfaces using top-down nanotechnology




**Ala-Gly 'trellis':
1D crystal array**

**Alkylsilane linkage
for SiO₂
attachment**


**Alkylthiol linkages
for metal attachment**



**Successful Directed Self-Assembly
of Molecular Polypeptide Backbone**




Interconnect Focus Center





Controlled Self-Assembly of Metal Nanoparticle/Polypeptide Interconnects


- Metal nanoparticle self-assembly demonstrated on polypeptide backbones.
- Combines genetic engineering of polypeptide backbone with conductivity of metal nanoparticles.
- Employs spin-on techniques consistent with CMOS fabrication flows.




(Kaloyeros, Geer, Welch, Eisenbraun, UAlbany)



Interconnect Focus Center



Spintronics: Signal transmission via electron spin packets




Advantages:

- All CMOS compatible → Si.
- Single crystal → no grain boundaries.
- Potentially as fast as metals without scaling issues.

Potential Challenges:

- Temperature?
- Interface Issues?
- Scattering Issues?
- What speeds can be achieved?
- What lengths can be achieved?




Mn-ion implanted p-type
($\sim 10^{19}/\text{cm}^3$) Si crystal

300-keV Mn^{2+} , 350 °C


Doses: (1, 3, 6, 10) $\times 10^{15}$
ions/ cm^2

Annealing at 800°C for 5 min
under N_2 ambient

(Courtesy of Prof. V. LaBella)



Interconnect Focus Center





SIA | SEMICONDUCTOR
INDUSTRY
ASSOCIATION


SEMICONDUCTOR
SUPPLIERS




Interconnect Focus Center

Program Matrix

	Driver 1 High Performance Network Chip <i>Krishna Saraswat</i>	Driver 2 Low-Energy Mixed Signal Wireless Node <i>Anantha Chandrakasan</i>
Task 1 Electrical Interconnects <i>Alain Kaloyeros</i>		
Task 2 Optical Interconnects <i>David Miller</i>		
Task 3 Thermal Management & Power Delivery <i>Paul Kohl</i>		
Task 4 Circuit & System Design & Modeling <i>Duane Boning</i>		



Interconnect Focus Center






SIA | SEMICONDUCTOR
INDUSTRY
ASSOCIATION

SEMICONDUCTOR
SUPPLIERS




Critical Objectives

- **Ultra-high bandwidth**, high speed, high density **chip-to-chip** and (subsequently on-chip) **optical interconnects**
- Interfacing gigascale Si chips(GSI) with optical network-like interconnects to enable **“fiber-to-the-chip”**
- **Optical clock injection** for GSI
- Implementation of the preceding advances with low voltage, low power, low cost optoelectronics



Interconnect Focus Center






SEMICONDUCTOR SUPPLIERS



Integrated Optical Receivers: Ge CMOS Electronics and Ge PIN Photodiode



Successful fabrication of Ge PIN photodiodes on Si substrate




- Dark current: $I_d = 1 \text{ mA @ } 10\text{V}$; diameter = 24mm
- Responsivity: $0.57\text{A/W @ } 2\text{V}$ and $l = 1.3 \text{ mm}$
- Bandwidth: $8 \text{ GHz @ } 10\text{V}$

Future plans

- Improve and optimize Ge PIN and adjacent CMOS devices
- Develop compatible process technology


(Campbell, UT-Austin)

3D Integration of Ge Optoelectronic Devices on Si




≠ Piecewise technologies ready for the monolithic receiver integration in the near future

- Employ recrystallization or layer transfer technique for Ge on Si
- Integration of optical receiver in the upper active (Ge) layer
- \Rightarrow On-chip optical clock distribution in 3D-ICs (Saraswat – Stanford)





Interconnect Focus Center




Silicon-Compatible Laser Design (MOCVD Heteroepitaxy)

- AlGaAs/GaAs and AlGaAs/GaAs/InGaAs GRINSCH quantum well on Si substrate
- CW, 28°C operation for > four hours
- Uncoated gain-guided lasers, no heatsinking
 - 5-20 μm stripes, L ≈ 1mm




Cross-section TEM 200nm —


(Courtesy Prof. Gene Fitzgerald)



Graded-index separate confinement heterostructures



Interconnect Focus Center






SEMICONDUCTOR SUPPLIERS





Heteroepitaxy Plus Wafer-to-Wafer Bonding for III-V/Si Integration



Virtual Substrate Bonding:

- » Allows coplanar integration using large, Si-sized wafers
- » Bulk Si to Si bonding introduces negligible thermal stress



Example of Germanium on insulator that can be created using relaxed buffer bonding


•Increase reliability of III-V lasers

- Low threshold laser design
- Improved Ge/SiGe/Si relaxed buffers so that III-V's have even lower dislocation density


•Creation of substrate materials compatible with producing such devices with Si CMOS

- Use relaxed buffer bonding to create Si CMOS-compatible platforms with embedded optical planes

(Courtesy of Prof. E. Fitzgerald)



Interconnect Focus Center





SIA | SEMICONDUCTOR
INDUSTRY
ASSOCIATION


SEMICONDUCTOR
SUPPLIERS




Coupling

from


Fiber-to-the-Chip



(Courtesy Prof. M. Lipson)



Interconnect Focus Center







SIA SEMICONDUCTOR
INDUSTRY
ASSOCIATION


SEMICONDUCTOR
SUPPLIERS



Proposed Solution: *Evanescent Field Matching*







Interconnect Focus Center



Compact Optical Soldering: Nanotaper Coupler



98% Efficient mode conversion achieved within only tens of μm :

- Mode field expands outside the high index core into the low index cladding thus matching both shape and effective index of fiber mode
(Courtesy Prof. M. Lipson)
- Double-tip taper allows *mode shape engineering*




Coupling enhancement factor measured over 1520-1620nm wavelength range:

TE: 7.0 ± 0.4
TM: 8.2 ± 0.5



Interconnect Focus Center








SIA SEMICONDUCTOR INDUSTRY ASSOCIATION

SEMICONDUCTOR SUPPLIERS




Optical Clock Injection Using Modelocked Short Pulse Lasers

- Modelocked lasers can provide low-jitter, GHz clocks for electronics
- **Receiver-less** direct optical injection produces low-jitter digital clock
- Ultra-low C photodiode




SOI Test Chip


(Courtesy Prof. D. Miller)




6 ps rms jitter measured on optical clock is < 31 ps rms jitter on electrical clock.



Interconnect Focus Center




Mode-Locked Vertical Cavity Surface Emitting Laser




(J.Harris, Stanford)

Schematic of Mode-Locked VCSEL


- **Objective:** to mode-lock a VCSEL to generate a train of sub-picosecond pulses at 10-80 GHz repetition rates.
- **Applications:** OTDM, WDM and Optical Clock Distribution.



Mode-locking simulations of the device



Interconnect Focus Center





SIA | SEMICONDUCTOR
INDUSTRY
ASSOCIATION


SEMICONDUCTOR
SUPPLIERS




Interconnect Focus Center

Program Matrix

	Driver 1 High Performance Network Chip <i>Krishna Saraswat</i>	Driver 2 Low-Energy Mixed Signal Wireless Node <i>Anantha Chandrakasan</i>
Task 1 Electrical Interconnects <i>Alain Kaloyeros</i>		
Task 2 Optical Interconnects <i>David Miller</i>		
Task 3 Thermal Management & Power Delivery <i>Paul Kohl</i>		
Task 4 Circuit & System Design & Modeling <i>Duane Boning</i>		



Interconnect Focus Center





SIA | SEMICONDUCTOR
INDUSTRY
ASSOCIATION

SEMICONDUCTOR
SUPPLIERS




Singular Objective:


Wafer Level, Batch Fabricated, High Density, Compliant,

Compatible Electrical, Optical & Thermofluidic

Input/Output Interconnects



Interconnect Focus Center







SIA SEMICONDUCTOR
INDUSTRY
ASSOCIATION

SEMICONDUCTOR
SUPPLIERS




Sea of Leads

Ultra High Density **Flexible** Electrical I/O: 12,000 leads/cm²




Solder Bump
via
Compliant
I/O Lead


(Courtesy of Dr. M. Bakir) **XX**




Interconnect Focus Center




Advanced SoL Compliant Interconnects



- ❑ Complete bumping solution includes:
 - Solder dam to protect the metal leads (wicking)
 - Ni-UBM as a reliable soldering base for C4



Interconnect Focus Center






SIA SEMICONDUCTOR INDUSTRY ASSOCIATION

SEMICONDUCTOR SUPPLIERS





The Fundamental Equation for Co-Design of the Chip-Package Power Delivery Network

Area Array Package



Pad




Power Pads ■ Ground Pads □

A cell surrounded by four pads

$$V_{IR} = \frac{R_{seg} \cdot I_{Total}}{2\pi \cdot n_{pg}} \ln \left(\frac{0.65 \cdot D_{Macro}}{\sqrt{n_{pg}} \cdot D_{pad}} \right)$$

$$R_{seg} = \rho \frac{l_{seg}}{W \cdot h}$$

$$\frac{\partial V_{IR}}{\partial x} = 0$$




$$\frac{\partial V_{IR}}{\partial x} = 0$$

$$\frac{\partial V_{IR}}{\partial y} = 0$$


Boundary condition for each Cell

- V_{IR} : IR-drop voltage on V_{dd} or ground
- I_{Total} : Total macro block or chip current
- R_{seg} : Resistance of a segment
- n_{pg} : Number of power or ground pads in a macro block or chip
- D_{Macro} : Edge dimension of the macro block or chip in cm
- D_{pad} : Size of the pad in cm


- ρ : Resistivity of the metal
- W : Width of the interconnect
- h : Height of the interconnect



Interconnect Focus Center




Second Generation Sea of Leads: Compliant Polymer Pillars for Compatible Optical & Electrical I/O Interconnects



50 μm x 150 μm tall photo-defined pillars using Avatrel (Promerus LLC and GT projects)



(Courtesy of Dr. M. Bakir)

POLYMER PILLARS AS COMPLIANT HIGH-QUALITY PRECISION OPTICAL WAVEGUIDES




Polymer Pillar

(Courtesy Prof. T. Gaylord)




Calculated




Measured

Analysis and measurement of optical transmission of polymer pillar.



Interconnect Focus Center








SEMICONDUCTOR SUPPLIERS




Diffraction Gratings on Top of Compliant Pillars



Integration of (GIT) optical pillars with optical detectors (GIT & Stanford) & emitters (GIT &UA,NY)



Interconnect Focus Center






SEMICONDUCTOR SUPPLIERS




Integration of Compliant Polymer I/O with Photodetectors




MSM photodetectors


(GIT & Stanford)




Polymer pins on photodetectors



Interconnect Focus Center




Integration of Optical I/O Pillars with GaAs VCSELs




Optical pillars

Electrical pillars (not yet metallized)


(GIT with SUNY Albany)



Interconnect Focus Center




Dual Function Electrical/Optical Compliant Polymer Pillar I/O




(Courtesy of Dr. M. Bakir)


Dual Function Compliant Polymer Pillars



Dual-mode polymer pillar:
optically transparent tip



Interconnect Focus Center






SEMICONDUCTOR SUPPLIERS




Thermofluidic Input/Output Interconnects


Microchannel Modules



(Courtesy of Prof. Ken Goodson)



Interconnect Focus Center






SIA | SEMICONDUCTOR
INDUSTRY
ASSOCIATION


SEMICONDUCTOR
SUPPLIERS



Interconnect Focus Center		
Program Matrix		
	Driver 1 High Performance Network Chip <i>Krishna Saraswat</i>	Driver 2 Low-Energy Mixed Signal Wireless Node <i>Anantha Chandrakasan</i>
Task 1 Electrical Interconnects <i>Alain Kaloyeros</i>		
Task 2 Optical Interconnects <i>David Miller</i>		
Task 3 Thermal Management & Power Delivery <i>Paul Kohl</i>		
Task 4 Circuit & System Design & Modeling <i>Duane Boning</i>		



Interconnect Focus Center





SEMICONDUCTOR SUPPLIERS



Key Objectives: Novel Circuits, Systems & CAD Tools

Electrical

Signalling

- Extended Electrical Signalling
- Clock-Data Recovery
- Substrate Noise Estimation
- RLCM Impulse Response Extraction
- E-M Analysis of Rough Surfaces

Clocking

- Standing Wave Clock

Power

- Energy in FPGAs
- Power Delivery in Stacked Logic


Optoelectronic

Signalling


- TIA-less Optical Receiver
- 3D E-M Reduced Order Models
- Sensitivity Analysis in Photonic Devices
- Variation in Optical Splitters
- Simulation of Mode-Locked Laser Dynamics
- Modeling Photonic Crystals
- 3D Maxwell Solution for Optical IR

Clocking


- PLL-Based Active Optical Clock



Interconnect Focus Center




Extend Electrical Signaling




- Today's links are baseband limited by intersymbol interference (ISI) – can't afford enough equalization




- Extend performance by multi-tone transmission but must be simple: can't afford discrete multitone (DMT) circuits – explore analog methods



Interconnect Focus Center




Substrate Noise Estimation Framework




(N. Checka, A. Chandrakasan, R. Reif; MIT)

- Testchip fabricated and tested to study the impact of substrate coupling
- Framework: Demonstrated < 5% error with Spice for key benchmark circuits
- Framework expected to be released in 2005



Interconnect Focus Center





SIA SEMICONDUCTOR
INDUSTRY
ASSOCIATION

SEMICONDUCTOR
SUPPLIERS




Physical Design Tools for 3D Integration



3D Standard Cell Placement and Routing

ERNI 3D Reliability Testing

3D Magic




(A. Chandrakasan & R. Reif; MIT)




XX

3D Design Tools



Interconnect Focus Center





Electrical & Optical Interconnect Impulse-Response Simulator





Challenge—create efficient stochastic (random-walk/Monte Carlo) algorithms for IC-interconnect impulse-response (IR) simulation.

Results—created and validated a new algorithm for electrical IR extraction of uncoupled & coupled RLCM lines; created a new algorithm for optical IR extraction.


Future Work—analyze RLCM bus lines with 1G mutual-inductance couplings; test the optical IR-extraction algorithm.



(Y.L. Le Coz, RPI)



Interconnect Focus Center







SEMICONDUCTOR INDUSTRY ASSOCIATION

SEMICONDUCTOR SUPPLIERS



A Low Power FPGA Architecture



Field Programmable Gate Array



$$n = 4$$

Input Data (n bits)


Recovered Data




0.13µm testchip

- Significant component of the power in FPGA structures is dissipated in wires (eg 60%)
- New CLB architecture, power gating & coding minimize power dissipation (eg 50% improvement in logic utilization & 9x less leakage .


XX



Interconnect Focus Center





Parallel Optical Interconnect




Transmitter chip laser Receiver chip

- **Optical transceiver in CMOS**
 - 5 G/b in 0.25 μ technology
 - Used flip-chip MQW diodes
 - In 90nm, > 15Gb/s, < 30mW
- **Uses novel receiver architecture**
 - No TIA in forward path
 - Integrating receiver



(M.Horowitz)




Interconnect Focus Center





Optical Receiver Block Diagram




Interconnect Focus Center



PROPHET: Optoelectronic Simulation of OE/QW Structures



Interconnect Focus Center





SIA | SEMICONDUCTOR
INDUSTRY
ASSOCIATION


SEMICONDUCTOR
SUPPLIERS




Conclusion--Overarching Challenge of Interconnect Era:

To Provide a Hierarchy of Electrical, Optical & Thermofluidic Interconnect Solutions

- 5. System:** Innovative interconnect-centric system architectures that “keep interconnects short”
- 4. Circuit:** Original circuit concepts & physical design tools
(eg “amplifier-less” optical receivers & 3D design tools)
- 3. Device:** Novel optoelectronic device & interconnect structures
(eg mode-locked VSCELs & batch-fabricated polymer optical I/O pins)
- 2. Material:** New materials and processes (eg carbon nanotubes and molecular wires)
- 1. Fundamental:** Previously untapped fundamental principles(eg on-chip photonics)



Interconnect Focus Center







SEMICONDUCTOR
SUPPLIERS



THANK YOU




Interconnect Focus Center





SIA | SEMICONDUCTOR
INDUSTRY
ASSOCIATION

SEMICONDUCTOR
SUPPLIERS



Interconnect Focus Center

