



PIONEERS IN  
COLLABORATIVE  
RESEARCH®



# NIST & SRC Nanoelectronics Research Initiative: Partnership for Innovation

---

Dr. Jeff Welser

Director, SRC Nanoelectronics Research Initiative  
IBM Almaden Research Center

October, 2008




# Semiconductor Research Corporation: Collaboratively Sponsored University Research



- The Semiconductor Industry Association (SIA) members have recognized that collaboration among industry, government and academia is the most efficient means of advancing university research capabilities
- Strong university research is critical to maintain technology innovation
  - Research in new concepts, breakthrough ideas and solutions to problems for which no currently known solutions exist
  - Development of talent pool of scientists and engineers
- Semiconductor Research Corporation (SRC) has been established to facilitate collaboratively sponsored university research
  - Manages full spectrum of research related to CMOS and beyond technology
- Awarded the 2005 National Medal of Technology
  - "For building the world's largest and most successful university research force to support the ... semiconductor industry ..."






**GRC – Global Research Collaboration**

**FCRP – Focus Center Research Program**



**NRI – Nanoelectronics Research Initiative**

Smaller features → Better performance & cost/function → More apps → Larger market




## Power components:

- Active power
- Passive power
  - Gate leakage
  - Source - Drain leakage



- **Circuit heat generation is the main limiting factor for scaling of device speed and switch circuit density**
- Scaling to molecular dimensions may not yield performance increases
  - We will be forced to trade-off between speed and density
- Optimal dimensions for electronic switches should range between 5 and 50 nm
  - Likely achievable with Si – easily within the scope of ITRS projections
- Going to other materials for FETs will likely achieve only “one-time” percentage gains
- ***Need a new device mechanism or computation architecture to enable a new scaling path***



- 2005 ~ 2015: New technology enhancements
  - Continued CMOS shrinking, multi-core chips, 3D packaging, new memory devices, etc.
- > 2015? : New device? → NRI's Goal



# NRI Mission Statement





- **NRI Mission: Demonstrate novel computing devices capable of replacing the CMOS FET as a logic switch in the 2020 timeframe.**
  - These devices should **show significant advantage over ultimate FETs** in power, performance, density, and/or cost to enable the semiconductor industry to **extend the historical cost and performance trends** for information technology.
  - To meet these goals, NRI pursues **five research vectors**, focused on discovering and demonstrating new devices and circuit elements for doing computation.
  - Finally, it is desirable that these technologies be **capable of integrating with CMOS**, to allow exploitation of their potentially complementary functionality in heterogeneous systems and to enable a smooth transition to a new scaling path.





- NEW DEVICE

Device with alternative state vector




- NEW WAYS TO CONNECT DEVICES

Non-charge data transfer




- NEW METHODS FOR COMPUTATION

Non-equilibrium systems




- NEW METHODS TO MANAGE HEAT

Nanoscale phonon engineering



- NEW METHODS OF FABRICATION

Directed self-assembly devices





## ■ 2001-2004: Defining Research Needs

- ITRS-Emerging Research Device Technical Working Group
- NSF-SRC Ind-Academia-Govt "Silicon Nanoelectronics and Beyond" Workshops
- SIA Technology Strategy Committee workshops
- *Defined 13 Research Vectors for finding the "next switch"*
- *SIA Board passes resolution for formation of NRI*

## ■ March 2005: Six Companies sign NRI Participation Agreement



- Sep 2005: First NRI and NRI-NSF Solicitations released
- Jan 2006: Research Programs started



- Sep 2007: NIST joins NRI



- NRI partnership model highlighted in as sidebar in the National Nanotechnology Initiative (NNI) Strategic Plan (NNCO, 1/08)



# NRI-NSF Interaction:

## *Co-funding Projects at NSF Centers*




<b>Columbia NSEC</b>	2006: <i>Non-equilibrium Quantum Coherent Devices in 1-D materials</i> 2008: <i>Novel Device Arch. based on Quantum Transport Phenomena in Graphene</i>
<b>UCSB MRSEC (Stanford, U Mass)</b>	2006: <i>Development of Next Generation Devices using Nanolithography</i>
<b>Harvard NSEC</b>	2006: <i>Ultrasmall Nanowire and Oxide Switches</i> 2008: <i>Tunable Ultra-fast Conductance Switching through External Fields</i>
<b>U. Arkansas/U. Oklahoma MRSEC</b>	2006: <i>Nanoferroelectric Random Access Memory</i>
<b>Purdue NCN</b>	2006, 2007: <i>Exploratory Theory, Modeling, and Simulation for the NRI</i> 2008: <i>Experimental Realization of Low-power Transistors with Negative Capacitors</i>
<b>UVA MRSEC (Notre Dame, UCSB)</b>	2006: <i>Directed Assembly of Epi Semiconductor Nanostructures for Novel Logic Switches</i> ; 2007: <i>Coherent Spin Dynamics in Single Ion-doped Semiconductors: Towards a Coherent or Quantum Spin Switch</i>
<b>U. Nebraska MRSEC</b>	2007: <i>Multiferroic Interfaces: New Paradigms for Functional Switching</i>
<b>Yale MRSEC</b>	2007: <i>Design and Fab of Magnetic-based Devices with Complex Oxide Materials</i>
<b>Maryland MRSEC (UT Austin)</b>	2007: <i>Pseudospintronics</i> 2008: <i>Controlling the Electronic Properties of Graphene</i>
<b>Cornell NSEC</b>	2007: <i>Controlled Orbital Hybridization in the CNT Quantum-Modulated Transistor</i>
<b>Stanford NSEC (UT Austin)</b>	2008: <i>Ultra-Low Power Pseudospintronic Switching in Bilayer Graphene at Room T</i>
<b>Caltech MRSEC</b>	2008: <i>Graphene Atomic Switches for Ultracompact Logic Devices and NV Memory</i>

# SRC<sup>®</sup> NRI-NIST Interaction:

## *Full Partners in NRI Centers*



- Leveraging industry, university, and both state & fed government funds, and driving university nanoelectronics infrastructure



<b>WIN</b> Western Institute of Nanoelectronics	<b>INDEX</b> Institute for Nanoelectronics Discovery & Exploration	<b>SWAN</b> SouthWest Academy for Nanoelectronics	<b>MIND</b> Midwest Institute for Nanoelectronics Discovery
<b>UCLA</b> , UCSB, UC-Irvine, Berkeley, Stanford, U Denver, Iowa, Portland State	<b>SUNY-Albany</b> , GIT, RPI, Harvard, MIT, Purdue, Yale, Columbia, Caltech, NCSU, UVA	<b>UT-Austin</b> , UT-Dallas, TX A&M, Rice, ASU, Notre Dame, Maryland, NCSU, Illinois-UC	<b>Notre Dame</b> , Purdue, Illinois-UC, Penn State, Michigan, UT-Dallas
Theme 1: Spin devices Theme 2: Spin circuits Theme 3: Benchmarks & metrics Theme 4: Spin Metrology	Task I: Novel state-variable devices Task II: Fabrication & Self-assembly Task III: Modeling & Arch Task IV: Theory & Sim Task V: Roadmap Task VI: Metrology	Task 1: Logic devices with new state-variables Task 2: Materials & structs Task 3: Nanoscale thermal management Task 4: Interconnect & Arch Task 5: Nanoscale characterization	Theme 1: Energy Efficient Devices Theme 2: Energy Efficient Architectures



# NRI Funded Universities

# NLST



Nanoelectronics • Architectures



★ Notre Dame  
Illinois-UC  
Michigan

Purdue  
Penn State  
UT-Dallas



★ SUNY-Albany  
Purdue  
Caltech  
Yale

GIT  
RPI  
MIT  
UVA

Harvard  
Columbia  
NCSU



★ UC Los Angeles  
UC Berkeley  
UC Irvine  
UC Santa Barbara  
Stanford  
U Denver  
Portland State  
U Iowa



★ UT-Austin  
UT-Dallas  
U. Maryland

Rice  
ASU  
NCSU

Texas A&M  
Notre Dame  
Illinois UC

Columbia  
Harvard  
Purdue  
UVA  
Yale  
UC Santa Barbara  
Stanford  
U. Mass  
U. Arkansas  
U. Oklahoma  
Notre Dame  
U. Nebraska/Lincoln  
U. Maryland  
Cornell  
UT Austin  
Caltech



**Over 30 Universities in 20 States**



# SRC NRI Management Structure




David Seiler  
Alt: Jason Boehm

SRC NRI Governing Council


Mihail Roco (NSF)


Stephen Knight  
Alt: Yaw Obeng


SRC NRI Director: Jeff Welsler  
SRC NRI TPG (Ind / Gov Reps)



# SRC<sup>®</sup> NRI Funding Model





 To discover and demonstrate nanodevice innovations that surmount CMOS scaling limits that will impede the historical rate of progress of US Semiconductor Industry

Five fully-integrated and synergistic research tasks for magnetic and molecular device paradigms

First Phase Focus: Task I (Novel Computing Devices) and Task II (Self-Assembly and Fabrication)



**GIT MIRC/NRC**



**MIT MTL/CMSE**



**CNSE's Albany  
NanoTech**



**Harvard CNS**




**RPI CIE**



**National synergistic network of centralized core fabrication and metrology facilities at UAlbany supporting tasks of all INDEX partners, coupled to a comprehensive array of design and fabrication nodes at all INDEX partners**


### Molecular Excitons Spintronics

Baldo et al (MIT)




### Quantum Dot Modeling

Shur et al (RPI)




### Quantum Dot Devices

Oktyabrsky et al (UAlbany)




### Ballistic Spin Devices

Labella et al (UAlbany)



### Single Electron Spin Devices


Raynolds et al (UAlbany)



### Magneto-electronic Devices


Multi bits logic

Ross et al (MIT)




### Graphene Nanowire Switches

Murali and DeHeer (GT)



### Reconfigurable One-Dimensional (1D) Switch (R1DS)

Ji Ung Lee (UAlbany)




## Post CMOS Switches




### Molecular Nanowire Switches

Kaloyeros et al (UAlbany)




### Logical Switches based on Complex Oxides

Ahn et al (Yale)



### Graphene based Quantum Devices

Charles Marcus (Harvard)



PI	Project	NIST Collaborator
Karl Berggren	He Ion Microscope	Mike Postek
Alain Diebold	Optical measurement of Phonons in Graphene and their connection to electron mean free path	Ward Johnson Vinod Tewary
Robert Geer	Nanoscale electrical measurements and SPM of Graphene	Joe Kopanski
Julia Greer	Graphene mechanical properties	Ward Johnson
Phillip First	Atomic-scale electrical metrologies specifically for graphene	Joseph A. Stroscio; Mark D. Stiles
Philip Kim	Studying quantum Hall effect in graphene as a resistance standard	David Newell

- Key vision for NRI: Creating a *goal-oriented, basic science* research program
- No new device yet, but research results indicate strong progress already in three key areas to achieve this:
  - Studying new science phenomena with device potential
    - Pseudospintronics for giant “electro-resistance”
    - Digital Ballistic Anisotropic Magneto-Resistance (BAMR)
  - Linking scientists to engineers, to focus research on the key device issues (E.g. logic gates, room temp operation, power dissipation, connecting devices, etc.)
    - Spin wave logic devices and circuits “roadmap”
    - NOR-gate based on molecular excitons
  - Linking work across groups / universities / centers to maximize progress
    - Study of graphene electronic and spintronic properties
    - Spin Hall effect experiments and modeling
- Points to initial success in focusing the science towards switch technology
  - Get the right information early to direct research on most promising path
  - From industry member at INDEX review (9/08): “NRI experiment is working; we learned more about graphene for device applications in the last 2 years than we would normally learn in 5 or 10 years in the business-as-usual research model.”



# Industry Support of NIST's Involvement



- “NIST joining NRI enabled the recent expansion of the program, and also was instrumental to convincing the NRI industry members to extend their commitments for funding the program beyond 2008, so this partnership has already resulted in increased support for the program.”  
-- Jeffrey Welsler, Director of the Nanoelectronics Research Initiative
- “There is tremendous interest in every part of the world to win the nanoelectronics race and reap the economic rewards that will go with it. For America to win, it will take radical collaboration between government, higher education and industry. The best example of this type of collaboration is the important work going on in the Nanoelectronics Research Initiative at more than 30 universities with funding and participation from NIST, IBM and other major semiconductor and research institutions.”  
--John E. Kelly III, IBM Senior Vice President and Director of Research
- “The research results from this new initiative will enable the semiconductor industry to extend Moore's Law -- the 40-year-old prediction that the industry can double the amount of transistors it places on a computer chip every couple of years -- far beyond the year 2020 when the potential limits of the current industry technology may be approached.”  
-- Larry Sumney, President and CEO of the Semiconductor Research Corporation
- “The Nanoelectronics Research Initiative (NRI) and the regional research centers exemplify what can be done when industry, government and academia work together. This investment is likely to pay substantial dividends in the future. Leading-edge university research centers have proved to be powerful magnets for investment by technology companies and will help build the high-tech ecosystem for high-value jobs in the future.”  
-- George Scalise, President of the Semiconductor Industry Association

- Grow NRI as a strategic goal-oriented, basic-science research program
  - Expanded focus on specific key areas in the first three research vectors:
    - Devices with alternate state variables – emphasis on new, non-spin options
    - Device-to-device communication of alternate state variables
    - Non-equilibrium computation systems
  - Expanded focus on combining these 3 vectors for logic gate implementations
    - Still want more ideas on novel computational architectures
  - Expanded modeling to extrapolate both device and computation “gate” potential characteristics
    - Increased focus on nano-metrology to link theory to experimental work
  
- Create set of benchmarks / report card to assess device potential for new technologies compared to “ultimate CMOS”
  - Tailor assessment appropriately for stage of research, leading up to “logic gate” evaluation
    - New phenomena: operation temperature, on/off ratio, energy dissipation, etc.
    - More advanced device ideas: speed, area, gain, communication, etc.
  - Benchmarking working group led by MIND center started 6/08



## Research Focus

- “Thousand Flowers Bloom” (2005-2010)
  - Projects: Many, moderate size, new science/technology ideas
  - Results: Science, new materials/structures knowledge, initial device demos, opportunities for early introduction of spin-off technologies and product innovations
- “Cultivating Flowers” (2010 and beyond)
  - Projects: Expanded work on 2-3 promising devices/architectures, larger-scale prototypes
  - Results: Prove-out technologies before transfer to advanced R&D (FCRP/GRC/Industry), more rapid uptake of technologies into products

## Program Management

- Continue to organize work into multi-university centers
  - Maintain balance between sufficient autonomy for new idea generation and guidance towards a practical device – strong interaction with industry assignee / liaison teams
- Continue to partner with states to expand existing centers and create new centers
  - Target states with nanotechnology infrastructure initiatives and technical match
- Expand program with Federal and state partners in three areas:
  - Expand direct Fed-Ind partnership on post-CMOS nanoelectronics
  - Expand Fed and state investments in nanoelectronics infrastructure at universities
  - Expand interaction with national labs and encourage funding for one-of-a-kind tools

**National  
Defense  
Research  
Council**



Bell Labs  
Radiation Lab  
General Electric  
Sylvania Electric  
Sperry Research Labs  
Eagle Picher,  
Westinghouse

Purdue U  
U Pennsylvania  
Rochester U  
Catholic U  
Ohio State U

1951 - 4 U. S. companies make transistors commercially

Semiconductor Research  
\$5B

\$20M

U.S. Air Force  
RADAR  
Program  
\$25 B

Bell Labs.  
Solid  
State  
Physics  
Program

1951 Sonotone offered the first hearing aid containing transistors

90,000 transistors produced in 1952

1907 G.W. Pickard obtained a patent on the use of silicon in rectifying diodes.

1907

1940

1950

Prehistoric Era

Discovery Era

Development Era


(2004 Dollars)

Ralph Cavin and Victor Zhirnov, Semiconductor Research Corporation, 2006



- **Power** will continue as the principal scaling issue all IC applications
  - CMOS will continue to scale over at least the next decade, with emphasis on utilizing increasing transistor density over increasing frequency
- Continuing the trend of increased **function / dollar** is critical to maintaining the exponential growth of our IT-based economy
  - The country/state/companies that find the “next switch” first will likely dominate the Nanoelectronics Era the way the U.S. has dominated the Microelectronics Era for the past half century
- Similar to the vacuum tube to transistor transition in the 1940-50's, **Industry – government – academia partnership** is crucial to success
  - Funding and focusing basic research at universities and national labs to find a new device to scale beyond CMOS by 2020
  - Building up nanoelectronics infrastructure leadership at U.S. universities
  - Training the next generation of science & engineering students
  - Rapidly commercializing new technology as it is discovered

## \$1000 Buys:





Questions? More Information?

Jeff Welser, Director  
[jeff.welser@src.org](mailto:jeff.welser@src.org)

Allison Hilbert, Executive Assistant  
[allison.hilbert@src.org](mailto:allison.hilbert@src.org)

[NRI Annual Review](#): Dec. 1-2, 2008, Arlington, VA