Source/Drain Junctions and Contacts for 45 nm CMOS and Beyond

Mehmet C. Ozturk

North Carolina State University Department of Electrical and Computer Engineering

Outline

- Series Resistance Challenges
- SiGe Source/Drain Technology
- Local Strain for Enhanced Mobility
- Ultra-thin SOI & FINFET

Extension Structure



Elevated Contact Structure



Silicide is formed after selective deposition of a sacrificial Si layer (Si or SiGe)

Parasitic Source/Drain Resistance

The Primary Source/Drain Challenge



Channel Resistance

 $- R_{on} = V_{DD} / I_{DSAT}$

- Series Resistance
 - 26% of the channel resistance at 45 nm

Series Resistance Components



- Overlap Resistance:
 - Abrupt Junctions
- Extension Resistance
 - Ultra-Shallow Junctions
 - High Dopant activation
- Contact Resistance
 - Small Barrier Height
 - High Dopant Activation



Maximum Allowable Contact Resistivity



Contact Resistivity



- Fermi level pinning
 - Barrier Height ~ Independent of Metal Work Function

Contact Resistivity



- Barrier Height on Si
 - $-\phi_{B} \sim \frac{1}{2} E_{g} \sim 0.6 \text{ eV}$
- Maximum Doping
 - Boron ~ 2 x 10²⁰ cm⁻³



Best Contact Resistivity ~ $10^{-7} \Omega$ -cm²

We need 10⁻⁸ or better!

Solutions to Contact Resistance Challenge

Dual Metal Contacts

- Two self-aligned metal contacts with Fermi levels near conduction and valence bands
- Requires passivation of metal induced surface states to suppress Fermi level pinning
- Single Metal Different Semiconductor
 - Smaller Bandgap Smaller Barrier Height
 - Enhanced dopant activation



Silicon-Germanium Alloys

SiGe Source/Drain Technology



- Form extension junction
- Form sidewall spacer
- Recess Source/Drain by RIE
- Deposit In-Situ doped SiGe



In-Situ Doped SiGe



• T = 500°C Process

- Dopant activation during growth
- No activation anneal
 - No diffusion
 - Abrupt Junctions

• Very High Boron Activation

- SiGeB alloy!
- Small boron atoms play a similar role to carbon in SiGeC
- Strain Compensation
 - Higher dopant activation
 - Larger bandgap

Boron Activation in SiGe



Nickel Germanosilicide Contacts to SiGe



- Above 400°C, Ge atoms
 - Leave the germanosilicide grains and segregate at the grain boundaries
- Reason:
 - A large difference in the silicide and germanosilicide heat of formation

NiSiGe/SiGe Interface Roughness (Atomic Force Microscopy)

20nm Ni	400°C	500°C	
On undoped Si _{1-x} Ge _x			
On heavily boron doped Si _{1-x} Ge _x			

AFM surface scans obtained after selective etching of NiSiGe in HF

Junction Leakage (Same Active – Different Contact Area)



- Junction leakage is independent of contact area at 375 and 400°C
 - No Silicide induced leakage!
- Junction leakage increases with contact area at 500 & 600°C

NC STATE UNIVERSITY

Si-SiGe Interface After Selective Etching of Germanosilicide and SiGe



With the loss of Ge from the germanosilicide grains, Ni diffusion into the underlying SiGe results in NiSi spikes that extend deep into the substrate

Ni/Pt Germanosilicide



Sheet resistance thermal stability greatly improved On p⁺ SiGe - sheet resistance of Ni(7.5nm)/Pt(2.5nm) is stable up to 700°C

2005 International Conference on Characterization and Metrology for ULSI Technology

Ni (10 nm)

SiGe

Pt (1 nm)

Ni/Pt Germanosilicide Interface





RMS Interface Roughness ~ 1 nm

Contact Resistivity – NiSiGe



- Contact Resistivity decreases with
 - Doping Density
 - Ge concentration
- An order of magnitude improvement is possible by using SiGe

 $\Box \rho_c = 10^{-8} \text{ ohm-cm}^2 \text{ is possible}$

Barrier Height

- Fabrication:
 - Self aligned NiSiGe Contacts formed on Lightly doped SiGe
- Measurements:
 - Ge content by XRD
 - Barrier height from reverse bias
 I-V measurements
- Barrier Height (~ 0.5 eV)
 - Fermi level fixed relative to E_c?
 - $\Box \phi_{\rm B} \sim \frac{1}{2} Eg ?$
- Bandgap
 - No bandgap narrowing
 - No boron strain compensation



NC STATE UNIVERSITY

Si – SiGe Valence Band Offset SiGe Bandgap = Si Bandgap - ΔE_v



Enhanced PMOS Mobility by Local Strain - Source/Drain Engineering

Local Strain – Enhanced Mobility INTEL's 90 nm CMOS



T. Ghani et al., IEDM 2003 S. Thompson, EDL 2004

Desired Types of Uniaxial Stress



Desired Stress:

	Tran.	Long.	Ζ
pFET	Т	С	Т
nFET	Т	Т	С

T: Tensile stress

C: Compressive stress

NC STATE UNIVERSITY

PMOS Mobility

Longitudinal In-plane Direction



Fully-Depleted MOSFET Structures

Ultra-thin SOI MOSFET



Solution: Elevated Source/Drain

- Advantages
 - Extension of existing architecture
 - Si thickness can be used to control the short-channel effects
 - Low Junction Capacitance
 - Steeper subthreshold slope
- New Source/Drain Challenges:
 - Silicide fully consumes the ultra-thin Si layer
 - Large contact resistance
 - High leakage
- Elavated source/drain is required
 - Epitaxy on ultra-thin silicon
 - Thermal Instability is a concern

•

•

Strained Silicon Directly on Insulator

- Similar to Ultra-thin SOI
 - **Enhanced Mobility** Strained Silicon w/o SiGe Silicon Silicon Silicon Ge diffusion into Si is not an issue Wafer Wafer Wafer Integration is simpler SiO₂ SiO₂ SiO₂ SiO₂ SiO₂ Strained Si Strained Si Strained Si Strained Si Strained Si Strained Si SiGe Relaxed Relaxed Relaxed Relaxed SiGe SiGe SiGe SiGe Silicon Silicon Silicon Silicon Wafer Wafer Wafer Wafer Ш Ш IV V VI Si Epi on Oxide Hydrogen Bond Si Smart Cut **Etch SiGe** SiGe Buffer Growth+Dep Implantation Wafer

SSDOI Mobility-IBM



FINFET



- Promising future!
- 3-D Silicon on Insulator Technology
- Fully-Depleted, Double Gate MOSFET

FINFET Source/Drain Engineering

Extension Resistance:

- Narrow fin large resistance under the spacer
- Similar to ultra-thin SOI

Contact Resistance

- Silicide should not be allowed to consume the fin
- The fin should be expanded in all three directions
- Novel contacting solutions will still be necessary for low contact resistance
 - SiGe epi instead of Si
 - Dual metal contacts



FINFETs with Raised Source/Drain



Fig. 7. Top down SEM micrograph, of $\langle 100 \rangle$ FinFET before and after selective Si epitaxy. Device measurements: $T_{\rm si} = 20$ nm, $L_{\rm poly} = 30$ nm, 55 nm of silicon was grown selectively on each side of the fin.

Without Raised Source/Drain the series resistance is too large!

Summary

- Parasitic series resistance is a grand challenge for future CMOS generations
 - Contact and Overlap Resistances are the key contributors
- Silicon-Germanium Source/Drain Technology can provide:
 - Local Strain for Enhanced Mobility
 - High boron activation and small barrier height for low-contact resistivity
 - Low-temperature processing for compatibility with high-k dielectrics and metal gate electrodes
 - Abrupt Junctions for small overlap resistance
 - Elevated source/drain for fully depleted MOSFETs with ultra-thin Si channels