



*Technical Documentation of the Microphone Array
Mark III*

ROCHET Cedrick



Information Access Division
National Institute of Standards and Technology *

September 21, 2005

*NIST, 100 Bureau Drive, Stop 3460, Gaithersburg, MD 20899-3460., www.nist.gov

Contents

1	Historic.	4
1.1	The First Generation	4
1.2	The Second Generation	5
1.3	The Third Generation version 1	6
1.4	The Third Generation version 2	6
2	The Hardware.	7
2.1	Microboard	8
2.1.1	An overview	8
2.1.2	Microphone amplification stage	9
2.1.3	Digitalization stage	11
2.1.4	Motherboard connection stage	12
2.2	Motherboard	13
2.2.1	An overview	13
2.2.2	Power stage	14
2.2.3	PROM stage	15
2.2.4	Clock stage	15
2.2.5	Data collection stage	16
2.2.6	FPGA stage	17
2.2.7	Memory stage	18
2.2.8	Ethernet stage	20
3	The VHDL program for the FPGA.	22
3.1	The VHDL	22
3.2	UDP	22
3.3	The Main VHDL program	23
3.4	The capture module	24
3.5	The sram interface module	26
3.6	The capture_udp_frame module	28
3.7	The bootp module	29
3.8	The arp module	30
3.9	The response status module	31
3.10	The mux4_1 module	32
3.11	The CRC32 module	33
3.12	The tx_frame module	33
3.13	The incoming message module	34
3.14	The read incoming message module	34
3.15	The MI interface for configuration and status	36

4	The softwares on the computer.	37
4.1	The command and control	37
4.2	The oscilloscope	46
4.3	The library	48
4.3.1	mk3array_create	48
4.3.2	mk3array_comminit	49
4.3.3	mk3array_ask_speed	49
4.3.4	mk3array_set_speed	49
4.3.5	mk3array_ask_slave	50
4.3.6	mk3array_set_slave	50
4.3.7	mk3array_ask_id	50
4.3.8	mk3array_ask_promnb	50
4.3.9	mk3array_initparams	51
4.3.10	mk3array_initparams_wp	51
4.3.11	mk3array_fix_drop_X_first_frames	51
4.3.12	mk3array_display_warnings	52
4.3.13	mk3array_normalize	52
4.3.14	mk3array_capture_on	52
4.3.15	mk3array_wait_capture_started	53
4.3.16	mk3array_get_databuffer	53
4.3.17	mk3array_get_databuffer_nonblocking	53
4.3.18	mk3array_get_current_databuffer_timestamp	54
4.3.19	mk3array_skip_current_databuffer	54
4.3.20	mk3array_check_databuffer_overflow	54
4.3.21	mk3array_check_lostdataframes	55
4.3.22	mk3array_check_capture_ok	55
4.3.23	mk3array_capture_off	55
4.3.24	mk3array_delete	55
4.3.25	How to use it	56
5	The box.	56
5.1	Material needed	57
5.2	Dimensions	57

1 Historic.

In this part we are going to see the previous models of microphone arrays that were developed at NIST.

1.1 The First Generation

The first generation was very primitive. Each N_s microphones were put in parallel. So the output signal was the sum of each microphone. The figure 1 illustrates this.




Figure 1: Microphone Array Mark I schematic.

In this case the beamforming was done analogically and at 90 deg of the center. The result is a single output analogic signal as seen on the overview of the microphone array first generation in figure 2.




Figure 2: Microphone Array Mark I.

1.2 The Second Generation

The second generation is actually the one currently in use. At the beginning of my internship, I had to build three second generation array to support the construction of an advanced meeting room data acquisition facility . In the same time I learned how the Smart Flow System works. As you can see, on figure 3 , the system is relatively simple but efficient.




Figure 3: Microphone Array Mark II schematic.

Fast and efficient, DSP is used in signal processing to acquire and process data. It consists of an A/D converter with a processor, and interfaces. The DSP hardware that will be used in this project has only 64 inputs. Thus, we are restricted to use no more than 64 channels (i.e., 64 sensors).



Figure 4: Microphone Array Mark II.

As you can see on the figure 4, the second generation array has a discrete port and a preamplifier for each microphone. The second generation microphone array used the analogical preamplifier shown on figure5.



Figure 5: Microphone Array Mark II Preamplifier.

1.3 The Third Generation version 1




Figure 6: Microphone Array Mark III version 1.

The objective of the third generation array is to place the preamplifier and analog to digital converter close to the microphones in order to reduce any noise due to the environment. So this new generation uses a completely different design as shown in figure 7

In this new design, the DSP card on the computer becomes obsolete. In order to reduce the complexity of design, I decided to separate the problem in two different boards. The first one, the Microboard is in fact, a sound capture device. The second part is a Motherboard which sends, via an FPGA, data from the Microboard to the Ethernet (cf figure 8).

1.4 The Third Generation version 2

The version 2 is an upgrade of the version 1 where new features have been added to respond to the need of the community.

These upgrades are mostly hardware:

- pluggable microphones,




Figure 7: Microphone Array Mark III schematic.




Figure 8: Microphone Array Mark III schematic.

- reduce amplification gain to match condition in small rooms,
- hardware gain match between microphones,
- reduced noise,
- microphones powered by a batterie pack or a pluggable card.

2 The Hardware.

All the schematics for the hardware are available in the zip of the boards layout. It was done under eagle software.




Figure 9: Microphone Array Mark III version 2.

2.1 Microboard

2.1.1 An overview




Figure 10: Microboard picture.

On the figure 10 you can see clearly the disposition of the different stages on the board.

In order to go deeper in the explanations, we are going to divide this board into three parts:

- the microphone amplification stage,
- the digitalization stage,

- and the motherboard connection stage.

Our major objective is to reduce the noise factor and have the best performances at the lowest cost for the converter.

We made the choice of working in SMT in order to have very small traces. This will eliminate much electromagnetic interference particularly since the microphones are high impedance and long conductor runs incur noise penalty.

An other choice was to make the Microboard in four layers. This kind of technology is far more better to get less interferences since the GND and VCC planes are close to the signal planes. The difference of price between a 2 and a 4 layer board has been considered but the difference in big quantities wasn't sufficient to really reduce the overall price.

Another choice was to put 8 microphones on the same board. This is based on the fact that 64 is a multiple of 8, 4 digitizers can share the same clocks and power supply and the size of the board is reasonable.

Each microphone is spaced with 2cm. The value has been chosen by it's adequacy to human voice frequency range. So the width of the microphone array is about 130cm.

2.1.2 Microphone amplification stage

In this part we are going to have a closer look of this stage.

How it Works

As you can see from the figure 11, the microphone creates the sound signal which after is amplified.

The sensors used for the previous microphone array generations are Panasonic WM-52B electret microphones (http://www.mci.panasonic.co.jp/english/prdct/ecm/pdf/wm-53bs_{w}m-52b_{5}4b.pdf). They offer a good frequency response for human voice frequency range. This microphone needs a phantom power of 1.5V made by the resistor R1. The resistors R2 and R3 are in place to increase the isolation between each microphones. C2 is in place to ensure the quality of the phantom power of the microphone.

The capacitor C3 is cutting the DC part of the signal entering the operational amplifier. I used an OPA2228 series op amps because it's the combination of low noise and wide bandwidth with high precision. You can find its specification here: <http://www-s.ti.com/sc/psheets/sbos110/>




Figure 11: Schematic of the amplification stage for the left channel.

sbos110 .pdf. The OPA2228 is decoupled with the capacitor C1. The R6 resistor is here to get the current out of the entry of the OPA2228. The gain is done in two stages: the first one has a gain of 100 done by R7 and R4 and the second one done by R11 and R5 has a gain of 6.81 in version 1 of the array and a gain 1.2 in version 2. The POT1 component was added in version 2 to do hardware gain match between microphones.

Since the OPA is powered by the GND and the +5V, a phantom GND at 2.5V was created: it's done by the resistor R10 and R13. The capacitor C7 and C8 decoupled it.

The last capacitor C4 removes again the DC component of the signal before entering the A/D. This amplification stage is done in double for one stereo digitizer. So you have a left (V_{INL}) and a right (V_{INR}) channel entering the digitizer.

2.1.3 Digitalization stage

The second stage of the Microboard is made mainly by the PCM1802 (cf figure 12).




Figure 12: Schematic of the digitalization stage.

I have chosen the Analog/Digital converter PCM1802 because of its 24-Bit Stereo capability, low-cost, single chip stereo Analog-to-Digital Converter (ADC) with single-ended analog voltage inputs. The PCM1802 uses a delta-sigma modulator with 64x or 128x oversampling, a digital decimation filter, and a serial interface which supports Slave mode operation and two data formats. The reason of a low cost is his range of work adapted to the sound. You can find its specification here: [http:](http://)

[//www-s.ti.com/sc/ds/pcm1802.pdf](http://www-s.ti.com/sc/ds/pcm1802.pdf).

In that part, I just followed the indication given by the documentation in the worst case scenario. So for more information you can refer to the PDF file given previously except the 100Ω resistor for the signal integrity of DOUT because of the transmission line between the PCM1802 and the FPGA.

Three clocks LRCK, BCK and SCKI are given by the Motherboard:

- LRCK is the sampling frequency,
- BCK is the bit clock,
- SCKI is the system clock of the PCM1802.
- DOUT is the data output of PCM1802 based on the three previous clocks.

The setup of the digitizer is done so that it's in a slave mode (MODE1=0, MODE0=0, FSYNC=1), left justified, 24 bit (FMT1=0 and FMT0=0). In this model, I am not using the power-down mode controlled by the FPGA ($\overline{PDWN} = 1$) but I am putting the low-cut filter mode (BYPASS=0) and the oversampling ratio at $*128 F_S$ (OSR=1).

2.1.4 Motherboard connection stage

The connection to the Motherboard is done by a connector which pinout is presented in the figure 13.

The four DATA lines are the outputs of the four PCM1802 of the board.

The Microphone amplification stage needs a 5V power supply but the Digitalization stage needs a 5V power supply and a 3.3V power supply. So after test I chose these two regulators:

- the LM2940 for the 5V <http://www.national.com/ds/LM/LM2940.pdf>,
- the REG1117 for the 3.3V <http://www-s.ti.com/sc/psheets/sbvs001b/sbvs001b.pdf>.

The connector as been designed for a flat ribbon cable with a GND wire between each signal or power supply wire.




Figure 13: Schematic of the Motherboard connection stage.

2.2 Motherboard

2.2.1 An overview

As you can see on the figure 14, the FPGA is the gathering part of the project.

The cables at the top of the figure 14 are the data collection cables connected to the 8 Microboards.

The red DIP is here to fix the MAC address of the microphone array.

The LEDs are here to give the status of the microphone array but we will see that deeper later.

Form the figure 15 we can divide this board into seven parts:

- the power stage (2.5V, 3V, 5V),
- the PROM stage,
- the clock stage (25MHz and 33.8688MHz),
- the data collection stage,
- the FPGA stage,
- the memory stage,
- the Ethernet stage (80225, H1089 and RJ45),

This board like the Microboard is done in 4 layers to reduce it's size and have a better signal integrity.




Figure 14: Photo of the Motherboard.

2.2.2 Power stage

At the level of the power supply, I didn't use the 110V as main power supply because the project is open-source and safety considerations are important. So if our users make the same one, the DC 9V from an external transformer will be safer. The TOSHIBA memory used and the 2 oscillators require a voltage of 5V.

But the FPGA needs 2.5V and 3.3V(I/Os). So after some research, I found the Burr-Brown's REG104. The REG104 is a family of low-noise, low-dropout linear regulators with low ground pin current. The specification was better than everything else so I used it in 3 different versions for the 3 different voltage presented in the figure 16. You can find its specification here: <http://www-s.ti.com/sc/psheets/sbvs025b/>




Figure 15: Motherboard schematic overview.

sbvs025b.pdf.

2.2.3 PROM stage

In order to have an automatic programming of the FPGA at startup, I had a PROM in which the VHDL program is burned. We will see later about this program.

As told in the documentation of the FPGA, the PROM chosen was the XC17S200 because of its memory size of 2Megs. You can find its specification here: <http://www.xilinx.com/bvdocs/publications/ds078.pdf>.

2.2.4 Clock stage

This stage is used two times in the design as presented in figure 18:

- to give the main clock for the digitalization to the FPGA which creates




Figure 16: Schematic of the power stage.

three clocks form it (LRCK, BCK, SCKI),

- to give the 25MHz clock to the Ethernet as we will see later.

The RLC system is here to clean the bounce created by the oscillator.


2.2.5 Data collection stage

On the Motherboard there is 8 connectors and the clocks signals created by the FPGA are amplified 8 times for the 8 Microboards (cf figure 19).

The data lines are directly connected to the I/O pins of the FPGA.

The output of the FPGA is not appropriate to drive the clocks of 32 converters, so I used two clock drivers with a low-skew propagation delay: the CDCV304. You can find its specification here: <http://www-s.ti.com/sc/ds/cdcv304.pdf>.

The six CDCV304 are decoupled with six $0.1\mu F$ capacitors.



Notes:

1. If the DriveDone configuration option is not active, pull up DONE with a 3.3KΩ resistor.

Figure 17: Schematic of the PROM stage.




Figure 18: Schematic of the clock stage.

As previously the 100Ω resistors are for the signal integrity of the clocks because of the transmission line between the PCM1802 and the FPGA.

2.2.6 FPGA stage

My choice directly go to the Xilinx's FPGA because of my good engineering experience in the past with it. I oriented my research for the right FPGA to the Spartan-II 2.5V FPGA Family. You can find its specification here: <http://www.xilinx.com/partinfo/ds001.htm>.

The Spartan[®] -II 2.5V Field-Programmable Gate Array family gives users high performance, abundant logic resources, and a rich feature set, all at an exceptionally low price. The six-member family offers densities ranging from 15,000 to 200,000 system gates. System performance is supported




Figure 19: Schematic of the data collection stage.

up to 200 MHz. Spartan-II devices deliver more gates, I/Os, and features per dollar than other FPGAs by combining advanced process technology with a streamlined Virtex-based architecture. Features include block RAM (to 56K bits), distributed RAM (to 75,264 bits), 16 selectable I/O standards, and four DLLs.

For soldering reason I chose the PQ208 package: the only package I can solder without using a computer controlled machine.

2.2.7 Memory stage

The connection between the FPGA and the memory is quite simple (cf figure 20).

The four memories are acting like one with 32 bits data width and with a depth of 18 bits of address. This configuration gives us 2Mbytes of memory as buffer. Compare to our actual computers it doesn't seem a lot but it's quite enough for our real-time purpose.

The memory used is from TOSHIBA. It's speed of 70ns was exactly what we where looking for. Here is the data-sheet: <http://www.toshiba.com/taec/components/Datasheet/4001a.pdf>.

As you can see we are decoupling each memory with a $0.01\mu F$ and a $10\mu F$ capacitors. Even though this memory is working in 5V, the FPGA is 5V compliant and 3.3V output of the FPGA is more than the minimal




Figure 20: Schematic of the memory stage.

accepted by the memory.

2.2.8 Ethernet stage

In order to interface to the Ethernet, different circuit for the Ethernet LAN Controller like the Quality Semiconductor QS6611, the National Semiconductor DP83840A MII, ICS1890 MII, the Mitel Semiconductor's NWK914, the TDK Semiconductor 78Q2120 and the the SEEQ Technology 80225 10/100 BASE-TX physical layer were available. Finally, the last one was chosen because of the price and quality of the documentation available.

The schematic on figure 21 comes from the documentation of the 80225:




Figure 21: Schematic of the Ethernet stage.

The 80225 gets its 25 MHz clock from the clock stage that we spoke

about previously.

The 80225 is a highly integrated analog interface IC for twisted pair Ethernet applications. The 80225 can be configured for either (100Base-TX) or 10 Mbps (10Base-T) Ethernet operation. The 80225 consist of 4B5B/Manchester encoder/decoder, scrambler/descrambler, transmitter with wave shaping and output driver, twisted pair receiver with on chip equalizer and baseline wander correction, clock and data recovery, Auto Negotiation, controller interface (MII), and serial port (MI). You can find its specification here: <http://www.lsilogic.com/techlib/techdocs/networking/80225.pdf>.

With the 80225, it's advised to use a pulse's H1089. You can find its specification here: <http://www.pulseeng.com/pdf/4303.pdf>.

3 The VHDL program for the FPGA.

In this section I am going to explain my software design in VHDL. But first of all here is a summary description of this language.

3.1 The VHDL

The name of VHDL is the result of VHSIC (Very High Speed Integrated Circuits) Hardware Description Language. So the VHDL is not a programming language but a hardware description language. It is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis and testing of hardware designs, the communication of hardware design data, and the maintenance, modification, and procurement of hardware.

Historically, the VHDL is based on Ada (which is Pascal based) and was developed by TI, IBM, Intermetrics in 1983 and became IEEE Std 1076-1987 and 1993.

So I'm going to describe the different modules used in my design and after we will have a gathering schematic of the modules. but first a description of UDP.

3.2 UDP

A frame on the Ethernet network is composed of different messages encapsulated each one in another. So in order to send some data through the Ethernet to a computer I have to respect some protocol.



Figure 22: Different fields of an UDP message.

The preamble is 64 bits long (1 0 1 0 1 0 1 0 1 0 1 1) and corresponds to the period of synchronization between the two physical layer devices. This part of a message is taken care of in the tx_frame module.

The CRC32 is 64 bits long and has a value calculated from the rest of the message except the preamble. This part of a message is taken care of in the CRC32 module.

The main part of the message (MAC header, IP header, UDP header and DATA) is taken care of in the modules capture_udp_frame, bootp_frame and response_status_udp_frame. For more information about the different fields, you can refer to the RFC's or on this website:<http://www.networksorcery.com/enp/topic/ipsuite.htm>.

3.3 The Main VHDL program




Figure 23: Gathering schematic of all the modules.

In VHDL, there is one main module who contains all the other ones. The figure 23 represents an overview of the eleven submodules interactions.

In order to go deeper in the explanations, we are going to take each of the eleven modules :

- capture module,
- sram interface module,
- capture_udp_frame module,

- bootp module,
- arp module,
- response status module,
- mux4_1 module,
- CRC32 module,
- tx_frame module,
- incoming message module,
- read incoming message module.

In the main module, there is two sub-programs:

- *Comptetemps*: process to count time in seconds,
- *state_machine*: process used at startup to ask IP address as a starting point to be completely operational.

The rest of this module is just the connection between the different sub-modules like on figure 23.

3.4 The capture module

It is part of the design where the data coming from the converters are standardized in packets.

The figure 24 can be decomposed it in two parts:

- the interface with the converters and
- the interface with the rest of the design which is a memory.

In this module, there is two main clocks: *cap_clk* and *cap_clk_slave*. The *cap_clk* is provided by the oscillator on the Motherboard. The *cap_clk_slave* is provided by an other Motherboard through the synchronization cable.

First in master mode, *start_capture* is a signal used at the beginning to tell when the capture shall start. The signal *low_reset* is used to initialize the state machines in the module. The *cap_clk* is the clock on which everything is synchronized.

The interface with the converters is composed of 3 clocks (*BCK*, *SCKI* and *LRCK*) and 32 inputs(*std01-std32*). *cap_clk* (33.8688MHz) is the main




Figure 24: The capture module.

clock that builds the 3 others (for the hardware see the clock stage). In fact these clocks depends of the sampling rate. For example for a sampling rate of 22.050kHz in 24 bits: *LRCK* (sampling clock) value is 22.050kHz, *BCK* (Bit Clock) value is 1.058MHz ($22.050 * 24 * 2$) and *SCKI*(System Clock) is 11.289MHz ($22.050 * 512$). The signal *double_frq_ad* forces this module to double the sampling frequency and in doing so doubles the volume of data. The signal *sync_cap_clk_master* is the signal distributed to the slave Motherboards and received as *sync_cap_clk_slave*. It is a succession of 3 tops:

- top to reset the clock divider in the FPGA,
- top to start capture,
- top to end capture.

The return of the converters, *stdxx*, is serial so this module take care of placing the different streams like describes in the figure 25.

The advantage of using a memory is in the fact that it is using a dual port ram memory. So the process of capturing the data clocked on *cap_clk*




Figure 25: Data organization in the memory.

is independent from the rest of the design like the Ethernet or storage part. So the sram interface module is interacting with a simple memory: `data_capture_mem(15:0)`, `addr_capture_mem(8:0)`, `enable_capture_mem`, `clk_capture_mem`. The signal `packet_ready` tells the rest of the design when the memory is filled and can be read.

In slave mode, the clock `cap_clk_slave` is used as the main clock. The slave mode is activated when `sync_slave` is up. The synchronization signal is received through `sync_cap_clk_slave` and do the same thing as in master mode except that it's based on an outside signal. The signal `start_capture_slv` goes up in slave mode to activate the sram interface module, the `capture_udp_frame` module.

3.5 The sram interface module

In this module, we are storing the data from the capture module into 4 physical memory chips on a bus of 32 bits. The storage is used as a buffer of about 0.5 seconds in the case that the packet is incorrect or dropped by the computer.

First, `start_capture` is a signal used at the beginning to tell when the capture shall start. The signal `reset_sram_interface` is used at startup to initialize the signals inside the module. In this module, there is 3 input clocks:




Figure 26: The sram interface module.

- *clk_sram_interface* is the main clock through the module,
- *clkd2_sram_interface* is a just used to synchronize the division by 2 of the main clock in this module and in the *capture_udp_frame* module,
- *clk_sram_interface90* is used by the inner memory to compensate for the delay in the data bus.

Basically, this module reads the data in the memory of the capture module, transfers it to the external memory and then reads in the external memory the packet asked and put it in a memory that can be read by the *capture_udp_frame* module.

So the signals *data_capture(15:0)*, *addr_capture(8:0)*, *enable_data_capture*, *clk_sram_interface* and *packet_ready_capture* are respectively connected to *data_capture_mem(15:0)*, *addr_capture_mem(8:0)*, *enable_capture_mem*, *clk_capture_mem* and *packet_ready* of the capture module.

As we have seen in the hardware, the signals *sram_r_w* (read/write control), *sram_oe* (output enable), *sram_ce* (chip enable) are controlling the external memory. The four 8 bits bus *sram_io01*, *sram_io02*, *sram_io03*, *sram_io04* are the data bus with the memory. The bus *sram_addr(18:0)* is controlling the address of the external memory.

The *capture_udp_frame* module, connected to this module to get the data out, is interacting with a simple memory: *data_capture_udp(7:0)*, *addr_capture_udp(9:0)*, *en_data_capture_udp*, *clkd2_sram_interface*.

The signal *packet_ready_capture_udp* tells to the *capture_udp_frame* module when the memory is filled and can be read. The bus *numero_packet_capture_udp(10:0)* gives the packet identifying number.

The signal *capture_udp_buzzy* tells when the memory is actually used by the *capture_udp_frame* module.

To ask a missed packet, the *mem_read_incoming_msg* module sends the information on the bus *old_numero_packet(10:0)* and put *req_old_packet* to 1 until the information is used.

3.6 The capture_udp_frame module

This module is getting the data form the memory of the sram interface module and put it in a UDP frame.




Figure 27: The capture_udp_frame module.

First, the *clk_capture_udp* is the main clock through this module. The clock *clkd2_capture_udp* is a just used to synchronize the division by 2 of the main clock in this module and in the sram interface module. the signal *reset* is used at startup to initialize the state machine inside the module. The signal *buzzy* tells to other modules that it's making a frame while it is high.

The module builds the different UDP protocol fields from the inputs *destination_mac* (MAC address of the destination provided by the main module), *source_mac* (MAC address of the source provided by the main module), *destination_ip* (IP address of the destination provided by the main module), *source_ip* (IP address of the source provided by the main module).

The different protocols need more information than the few provided by the main module but as they don't really change from one message to

another, they are directly fixed in the software: the UDP port has been fixed to 32767, the size of the packet to 964.



Figure 28: The data frame.

The data frame is constituted of different fields (cf figure 28) filled as follow:

- type packet is on 1 byte: 86 (8 as response and 6 as response of type 6),
- numero packet is on 2 bytes in a range from 0 to 2048 (it's corresponding to the 11 highest bits of the sram memory address),
- reserved is on 1 byte,
- data is on 960 bytes: 64 channels * 3 bytes precision * 5 data frames.

This module is taking the data in the memory of the sram interface module with the signals : *data_capture_udp_in(7:0)*, *addr_capture_udp(9:0)*, *en_data_capture_udp_in*, *clk_capture_udp* (clock of the module).

And finally the module sends the complete message to the mux4_1 module with *req_capture_udp_frame*, *select_capture_udp_frame*, *data_capture_udp_out(7:0)* and *en_data_capture_udp_out*. For more information, see the mux4_1 module.

3.7 The bootp module

This module is activated at startup in order to make a request IP address.

First, the *clk_bootp* is the main clock through this module. The signal *reset* is used at startup to initialize the signals inside the module. The signal *buzzy* tells to other modules that it's making a frame while it is high. The signal *start_bootp* activates the module.

Since you can fix the *source_mac* (MAC address of the source provided by the main module) by hand with the DIP switch, this value couldn't be implemented in advance.

The signal *seconds(7:0)* gives the elapsing time since startup.

And finally the module sends the complete message to the mux4_1 module with *req_bootp_frame*, *select_bootp_frame*, *data_bootp_out(7:0)* and *en_data_bootp_out*. For more information, see the mux4_1 module.




Figure 29: The bootp module.

3.8 The arp module

This module is activated to reply to an arp request to any computer placed on the network.




Figure 30: The arp module.

First, the *clk_arp* is the main clock through this module. The signal *reset* is used at startup to initialize the signals inside the module. The signal *buzzy* tells to other modules that it's making a frame while it is high. The signal *start_arp* activates the module.

The module builds the different ARP protocol fields from the inputs *destination_mac* (MAC address of the destination provided by the read incoming message module), *source_mac* (MAC address of the source provided by the read incoming message module), *destination_ip* (IP address of the destination provided by the read incoming message module), *source_ip* (IP address of the source provided by the read incoming message module).

And finally the module sends the complete message to the

mux4_1 module with *req_arp_frame*, *select_arp_frame*, *data_arp_out(7:0)* and *en_data_arp_out*. For more information, see the mux4_1 module.

3.9 The response status module

This module is activated to reply to any request made to the microphone array and received and understood by the module read message.




Figure 31: The response status module.

First, the *clk_response_status* is the main clock through this module. The signal *reset* is used at startup to initialize the signals inside the module. The signal *buzzy* tells to other modules that it's making a frame while it is high. The signal *start_arp* activates the module.

The module builds the different UDP protocol fields from the inputs *destination_mac* (MAC address of the destination provided by the read message module), *source_mac* (MAC address of the microphone array), *destination_ip* (IP address of the destination provided by the read message module), *source_ip* (IP address of the the microphone array), *type_request(2:0)* (number given to identify the response) and *data_request(9:0)* (data of the response).

Here is the different types of response implemented:

- request 02: status of slave/master mode,
- request 03: ID of the microphone array,
- request 05: status of the capture.
- request 08: status of the sampling frequency multiplier.

And finally the module sends the complete message to the mux4_1 module with *req_response_status_frame*, *select_response_status_frame*, *data_response_status_out(7:0)* and *en_data_response_status_out*. For more information, see the mux4_1 module.

3.10 The mux4_1 module

This module is a multiplexer of the bootp module output, arp module output, response status module output and capture_udp_frame module that sends the frame in the CRC32 module.




Figure 32: The mux4_1 module.

First, the *clk_mux* is the main clock through this module. The signal *reset* is used at startup to initialize the signals inside the module.

One of the four previous module makes a request with *req_in_x*. Then when the multiplexer is ready to give him the right of passage to the CRC32 module, the mux4_1 module put the signal *select_x* to high. At the same

time the data entering made by the signals $en_d_in_x$ and $d_in_x(7:0)$ is directly connected to $en_data_mux_out$ and $data_mux_out(7:0)$ which is connected to the entry of the CRC32 module.

The signal tx_frame_ready tells when the previous frame has been sent completely to the 80225.

3.11 The CRC32 module

This module is adding the CRC32 value of the frame at the end of it.




Figure 33: The CRC32 module.

This module is quite simple: it's taking the data in $data_crc32_in(7:0)$ when $en_data_crc32_in$ is high, adding the value of the computation of the CRC32 at the end and sending the data through $data_crc32_out(7:0)$ and $en_data_crc32_out$ to the tx_frame module.

3.12 The tx_frame module

This module is adding the preamble to the frame and changing from 8bit wild to 4 bits wild to enter the 80225.




Figure 34: The tx_frame module.

Like the previous one, this module is quite simple: it's taking the data in $data_tx_in(7:0)$ when $en_data_tx_in$ is high, adding the preamble in front and sending the whole message to the 80225 through $data_tx_out(3:0)$ and $en_data_tx_out$.

3.13 The incoming message module

This module takes any message coming from the Ethernet physical layer device, filters the messages with the right MAC address, verifies the CRC32 of it and puts it in the memory of the FPGA to be read.




Figure 35: The incoming message module.

The data from the 80225 is coming from the signals *rx_clk*, *rx_dv* and *rx_d(3:0)*. The message MAC address destination is compared to the signal *sa(47:0)* and if everything is right *recv_packet* goes high. Then the module *read_incoming_message* reads it in the memory with *clk_incoming_message_mem*, *addr_incoming_message_mem(7:0)*, *data_incoming_message_mem(15:0)* and *enable_incoming_message_mem* until *end_addr(7:0)*.

3.14 The read incoming message module

This module is one of the most complex of the design because it's reading the memory in the incoming message module and takes action based on the message.

The data read from the incoming message module is passing by *clk_mem_read*, *addr_incoming_msg_mem(7:0)*, *data_incoming_msg_mem(15:0)* and *enable_incoming_msg_mem* until *end_addr_msg(7:0)* when the signal *recv_packet_msg* went high.

In any case it stores the MAC and IP address of the sender (*mac_sender(31:0)*, *ip_sender(47:0)*) and tests if the IP address of destination is correct. In our case the one of the microphone array, *my_ip(31:0)*.

As the message is read along, the module determines the kind of message depending of the protocol used:

- ARP: *req_arp* goes high and the IP source is *src_ip_arp_req(31:0)*,




Figure 36: The read incoming message module.

- BOOTP: *req_bootp* goes high and the IP is given with *bootp_ip(31:0)* after verification of the "random" number *ID(31:0)*,
- request 01: slave/master mode. the output is *sync_slave_on*,
- request 02: ask the status of the slave/master mode. The output are *req_response_request=1*, *type_response_request(2:0)= "010"*, *data_request(9:0)="0x00000000x"* (x=1 means slave mode activated),
- request 03: ask the ID of the microphone array. The output are *req_response_request=1*, *type_response_request(2:0)= "011"*, *data_request(9:0)=MAC address microphone array(9:0)*,
- request 04: capture on/off. the output is *start_capture*,
- request 05: ask the status of the capture. The output are *req_response_request=1*, *type_response_request(2:0)= "101"*, *data_request(9:0)="0000000000x"* (x=1 means capture mode activated),
- request 06: ask the packet in memory with the number *old_numero_packet(10:0)* and *request_oldpacket* goes high.

If the microphone is not in capture mode, it will send back an error with the output *req_response_request=1, type_response_request(2:0)="110", data_request(9:0)="0001101110"* (binary for 'n').

- request 07: sampling frequency is doubled or not. The output is *double_frq_ad* and up when doubled.
- request 08: ask the status of the sampling frequency multiplier. The output are *req_response_request=1, type_response_request(2:0)="111", data_request(9:0)="000000000x"* (x=1 means sampling frequency doubled),
- request 09: ask a range of packets in memory through the number *old_numero_packet(10:0)* and *request_old_packet* goes high. *old_numero_packet(10:0)* is increasing by one at each *request_old_packet* until it meets the end value of the range. Be careful in using this function because it won't stop the normal data packet traffic but will insert the packets asked in the middle of the data traffic... The activation of this option on range more than 5 packets can overload your network card under to much traffic... Remember that at normal operation the traffic on the line is about 4.4MBytes per second.

If the microphone is not in capture mode, it will send back an error with the output *req_response_request=1, type_response_request(2:0)="110", data_request(9:0)="0001101110"* (binary for 'n').

If one of the signals *arp_frame_buzzy* or *response_request_buzzy* is high then if an other frame come along the current one is ignored.

The signal *priority_sender* permits to differentiate the IP and MAC address of the computer receiving the data of the capture from another one making a request.

3.15 The MI interface for configuration and status

The MI(Media Interface) is the interface with the 80225 registers.

The 80225 has a MI serial port to access the device's configuration inputs and read out the status outputs.the MI serial port consists of 8 lines: MDC, MDIO, MDINT, and MDA[3:0]. However, only 2 lines, MDC and MDIO, are needed to shift data in and out. So this permits the engine of the design to configure the 80225. But since everything is in auto-negotiation there is no real use of it.

4 The softwares on the computer.

4.1 The command and control

The program called *array_simple_controls.c* is here to give you the basic commands and setup to do in order to give orders to the microphone array. It's still RECOMMENDED to use the library.

Here is the code of this file:

```
//===== Official Notice =====
//
// "This software was developed at the National Institute of Standards
// and Technology by employees of the Federal Government in the course of
// their official duties. Pursuant to Title 17 Section 105 of the United
// States Code this software is not subject to copyright protection and
// is in the public domain.
//
// The NIST Data Flow System (NDFS) is an experimental system and is
// offered AS IS. NIST assumes no responsibility whatsoever for its use
// by other parties, and makes no guarantees and NO WARRANTIES, EXPRESS
// OR IMPLIED, about its quality, reliability, fitness for any purpose,
// or any other characteristic.
//
// We would appreciate acknowledgement if the software is used.
//
// This software can be redistributed and/or modified freely provided
// that any derivative works bear some notice that they are derived from
// it, and any modified versions bear some notice that they have been
// modified from the original."
//
//=====

#include <sys/types.h>
#include <sys/socket.h>
#include <stdio.h>
#include <stdlib.h>
#include <sys/socket.h>
#include <netinet/in.h>
#include <arpa/inet.h>
#include <signal.h>
#include <string.h>

#include <sys/poll.h>          //library for the timeout on answer
#include <getopt.h>           //library option

static const char *default_dip = "10.0.0.2";
const char *dip;

const char *progname, *shortname;

unsigned char msg[14];
int fd;
```

```

struct sockaddr_in adr;
int len;

static int ID_array;
static char PROM_NB[8];

static void print_usage(FILE *stream)
{
    fprintf(stream, "Usage : %s [-h] [-d IP]\n"
        "  -h          --help          Prints this message\n"
        "  -d IP       --dest IP        Listen to this IP (default: %s)\n"
        "\n For more information contact: cedrick.rochet@nist.gov\n"
        "\n----- Official Notice ----- \n"
        "This software was developed at the National Institute of Standards and \n"
        "Technology by employees of the Federal Government in the course of their \n"
        "official duties. Pursuant to Title 17 Section 105 of the United States Code \n"
        "this software is not subject to copyright protection and is in the public \n"
        "domain. \n"
        "array_simple_controls is an experimental system as is offered AS IS. NIST \n"
        "assumes no responsibility whatsoever for its use by other parties, and \n"
        "makes no guarantees and NO WARRANTIES, EXPRESS OR IMPLIED, about \n"
        "its quality, reliability, fitness for any purpose, or any other \n"
        "characteristic. We would appreciate acknowledgement if the software is used.\n\n"
        "This software can be redistributed and/or modified freely provided that any \n"
        "derivative works bear some notice that they are derived from it, and any \n"
        "modified versions bear some notice that they have been modified from the \n"
        "original. \n"
        "----- \n",
        progname, default_dip);
}

void options(int argc, char ***argv)
{
    static struct option optlist[] = {
        { "help",    0, 0, 'h'},
        { "dest",    1, 0, 'd'},
        { 0,         0, 0, 0 }
    };

    int usage = 0, finish = 0, error = 0;

    dip = default_dip;

    for(;;) {
        int opt = getopt_long(argc, *argv, "h:d:", optlist, 0);
        if(opt == EOF)
            break;
        switch(opt) {
            case 'h':
                usage = 1;
                finish = 1;
                error = 0;
                break;
            case 'd':
                dip = optarg;
                break;
        }
    }
}

```

```

    case '?':
    case ':':
        usage = 1;
        finish = 1;
        error = 1;
        break;
    default:
        abort();
    }
    if(finish)
        break;
}

if (usage)
    print_usage(error ? stderr : stdout);

if (finish)
    exit(error);

*argv += optind;
}

static void send_msg(void)
{
    if(sendto(fd, msg, len, 0, (const struct sockaddr *)&adr, sizeof(adr)) < 0) {
        perror("sendto");
        exit(1);
    }
}

static void recieve_msg(void)
{
    struct pollfd pfd;
    int res;
    pfd.fd = fd;
    pfd.events = POLLIN;
    res = poll(&pfd, 1, 100);
    if(!res) {
        fprintf(stderr, "Timeout on answer\n");
        len = 0;
        exit(0);
        return;
    }

    len = recv(fd, msg, sizeof(msg), 0);
}

static int ask_status_slave(void)
{
    int done = 0;
    do {
        msg[0] = 0;
        msg[1] = 2;           //request number

        msg[2] = 0;
        msg[3] = 0;
    } while (!done);
}

```

```

    len = 4;
    send_msg();

    recieve_msg();
    if(!len)
        continue;
    done = (msg[0] == 2);

} while(!done);
printf("Your Microphone Array slave is: %i\n", (int) msg[2]);
return (int) msg[2];
}

static void slave_on(void)
{
    int done = 0;
    do {
        msg[0] = 0;
        msg[1] = 1;           //request number
        msg[2] = 0xff;
        msg[3] = 0xff;

        len = 4;
        send_msg();

        done = (ask_status_slave() == 1);
    } while(!done);
}

static void slave_off(void)
{
    int done = 0;
    do {
        msg[0] = 0;
        msg[1] = 1;           //request number
        msg[2] = 0;
        msg[3] = 0;

        len = 4;
        send_msg();

        done = (ask_status_slave() == 0);

    } while(!done);
}

static void ask_id(void)
{
    int done = 0;
    do {
        msg[0] = 0;
        msg[1] = 3;           //request number
        msg[2] = 0;
        msg[3] = 0;

```



```

    len = 4;
    send_msg();

    recieve_msg();
    if(!len)
        continue;
    done = (msg[0] == 3);

} while(!done);
ID_array = (msg[2])|(msg[3]<<8);
memcpy(PROM_NB,msg+6,8);
printf("Capture on %x with PROM %s\n", ID_array, PROM_NB);
}

static int ask_status_capture(void)
{
    int done = 0;
    do {
        msg[0] = 0;
        msg[1] = 5;           //request number
        msg[2] = 0;
        msg[3] = 0;

        len = 4;
        send_msg();

        recieve_msg();
        if(!len)
            continue;
        done = (msg[0] == 5);

    } while(!done);
    printf("Your Microphone Array capture is: %i\n",(int) msg[2]);
    return (int) msg[2];
}

static void capture_on(void)
{
    int done = 0;
    do {
        msg[0] = 0;
        msg[1] = 4;           //request number
        msg[2] = 0xff;
        msg[3] = 0xff;

        len = 4;
        send_msg();

        done = (ask_status_capture() == 1);

    } while(!done);
}

static void capture_off(void)
{
    int done = 0;

```

```

do {
    msg[0] = 0;
    msg[1] = 4;           //request number
    msg[2] = 0;
    msg[3] = 0;

    len = 4;
    send_msg();

    done = (ask_status_capture() == 0);
} while(!done);
}

static void ask_old_packet(short packet_number)
{
    // Be careful in using this fuction because it won't stop the normal data packet traffic
    // but will insert the packets asked in the middle of the data traffic...
    // If the microphone is not in capture mode, it will send back a back with msg[2]=n

    char *p;

    p = (char *) &packet_number;

    msg[0] = 0;
    msg[1] = 6;           //request number
    msg[2] = p[0];
    msg[3] = p[1];

    len = 4;
    send_msg();

    printf("Your packet number is: %i",packet_number);
}

static int ask_status_speed(void)
{
    int done = 0;
    do {
        msg[0] = 0;
        msg[1] = 8;           //request number
        msg[2] = 0;
        msg[3] = 0;

        len = 4;
        send_msg();

        recieve_msg();
        if(!len)
            continue;

        done = (msg[0] == 7);
    } while(!done);

    printf("Your Microphone Array speed is: %i\n",(int) msg[2]);
}

```

```

    return (int) msg[2];
}

static void speed_on(void)
{
    int done = 0;
    do {
        msg[0] = 0;
        msg[1] = 7;           //request number
        msg[2] = 0xff;
        msg[3] = 0xff;

        len = 4;
        send_msg();

        done = (ask_status_speed() == 1);

    } while(!done);
}

static void speed_off(void)
{
    int done = 0;
    do {
        msg[0] = 0;
        msg[1] = 7;           //request number
        msg[2] = 0;
        msg[3] = 0;

        len = 4;
        send_msg();

        done = (ask_status_speed() == 0);

    } while(!done);
}

static void ask_range_old_packet(short first_packet_number, short last_packet_number)
{
    // Be careful in using this fuction because it won't stop the normal data packet traffic
    // but will insert the packets asked in the middle of the data traffic...
    // The activation of this option on range more than 5 packets can overload your network
    // card under to much traffic...
    // Remember that at normal operation the traffic on the line is about 4.4MBytes per second.

    // If the microphone is not in capture mode, it will send back a back with msg[2]=n

    char *pfirst;
    char *plast;

    // conversion of the shorts in chars to fill msg
    pfirst = (char *) &first_packet_number;
    plast  = (char *) &last_packet_number;

    msg[0]=0x00;
    msg[1]=0x09;           //request number

```

```

msg[2] = pfirst[0];
msg[3] = pfirst[1];
msg[4] = plast[0];
msg[5] = plast[1];

len = 4;
send_msg();

printf("Your packet range is: %i - %i \n",first_packet_number,last_packet_number);
}

int main(int argc, char **argv)
{
    int d;
    int choix01, choix02, choix03;

    int number1;
    int number2;

    /* Option processing */
    progname = argv[0];
    shortname = strrchr(progname, '/');
    if(!shortname)
        shortname = progname;
    else
        shortname++;

    options(argc, &argv);

    /*socket connection*/
    fd = socket(PF_INET, SOCK_DGRAM, 0);
    if(fd<0) {
        perror("socket");
        return 0;
        exit(1);
    }

    memset(&adr, 0, sizeof(adr));
    adr.sin_family = AF_INET;
    adr.sin_port = htons(32767);
    adr.sin_addr.s_addr = INADDR_ANY;
    //printf("Bind to IP: %s\n", &adr.sin_addr.s_addr);

    if(bind(fd, (struct sockaddr *)&adr, sizeof(adr)) < 0) {
        perror("bind");
        return 0;
        exit(1);
    }

    memset(&adr, 0, sizeof(adr));
    adr.sin_family = AF_INET;
    adr.sin_port = htons(32767);
    inet_aton(dip, &adr.sin_addr);
    printf("Listen on IP: %s\n", dip);

    ask_id();
}

```

```

choix01 = ask_status_slave();
choix02 = ask_status_capture();
choix03 = ask_status_speed();

for(;;) {

    printf("\n1: SLAVE MODE ON/OFF                - request01\n");
    printf("2: REQUEST STATUS SLAVE MODE         - request02\n");
    printf("3: REQUEST ID                                - request03\n");
    printf("4: CAPTURE ON/OFF                            - request04\n");
    printf("5: REQUEST STATUS CAPTURE                    - request05\n");
    printf("6: REQUEST OLD PACKET                        - request06\n");
    printf("7: DOUBLE FREQUENCY AD ON/OFF              - request07\n");
    printf("8: REQUEST STATUS DOUBLE FREQUENCY AD      - request08\n");
    printf("9: REQUEST RANGE OLD PACKETS                - request09\n");
    printf("0: QUIT\n");
    printf("Your choice is: ");

    scanf("%d",&d);

    switch(d){

        case 0 :
            printf("Quitting...\n");
            exit(0);
            break;

        case 1:
            if (choix01 == 1) {
                slave_off();
                choix01=0;
            } else {
                slave_on();
                choix01=1;
            }
            break;

        case 2:
            ask_status_speed();
            break;

        case 3:
            ask_id();
            break;

        case 4:
            if (choix02 == 1) {
                capture_off();
                choix02=0;
            } else {
                capture_on();
                choix02=1;
            }
            break;
    }
}

```

```

case 5:
    ask_status_capture();
    break;

case 6:
    printf("Your number packet is: ");
    scanf("%d", &number1);

    ask_old_packet((short)number1);
    break;

case 7:
    if (choix03 == 1) {
        speed_off();
        choix03=0;
    } else {
        speed_on();
        choix03=1;
    }
    break;

case 8:
    ask_status_speed();
    break;

case 9:

    printf("Your first number packet is: ");
    scanf("%d", &number1);

    printf("Your last number packet is: ");
    scanf("%d", &number2);

    ask_range_old_packet((short)number1, (short)number2);
    break;

default :
    printf("Error: this input is not right: %i\n",d);
    exit(0);
    break;
}
}
return 0;
}

```

4.2 The oscilloscope

The oscilloscope was made with the goal of viewing, listening and recording in a file the data received from one channel. It helped us to adjust the value of some resistors in the Microphone amplification stage like the gain.

At the top of the window, the ID of the microphone array is given and the PROM version. In our case it's 3ca.

The red numbers represents the highest and the lowest points of the




Figure 37: Oscilloscope in listening mode of the channel 42.

channel at the time of picture.

The yellow numbers and letters represent the channel number/the key. For example in the top left corner is the channel 32 and if you type 1 you will listen it or the bottom right corner is the channel 47 and if you type 'v' you will listen to it.

The figure 38 represents the oscilloscope in record mode of the channel 21 at the UNIX time 1048627720 in the file /tmp/21-1048627720.ary.

The figure 38 represents also different channels (16 to 31) than the previous one (32 to 47) (cf figure 38). To pass from on quarter of 64 to another you have to use the keys F1, F2, F3, F4, F5:

- F1: first quarter with the channels from 0 to 15,
- F2: second quarter with the channels from 16 to 31,
- F3: third quarter with the channels from 32 to 47,
- F4: fourth quarter with the channels from 48 to 63,
- F5: all quarters.

If you try F5 you might not be able to see of the channels because the window is in 1600*1200. So another key that might be interesting is the tab key. It toggles from window to full screen the oscilloscope.




Figure 38: Oscilloscope in capturing mode of the channel 21.

To get a capture of a channel you have first to select it with the corresponding key in our case w and then press [space] to toggle the capture in the file on/off.

4.3 The library

This library can be found in the zipped CVS on the website <http://www.nist.gov/smart-space/nsfs.html>. The code is located in the folder: Smartspace/Development/Audio/AudioCapture/sources/mk3lib

4.3.1 mk3array_create

The function creates and returns an opaque handler for a 'mk3array' but does not initialize the connection.

```
mk3array*      mk3array_create(int      megabytes,      int      re-  
quested_data_frames_per_buffer, mk3error *err);
```

- arg 1 : int the request amount of memory to use for the internal storage of the collected data (0 will make the program use its default value)
- arg 2 : int when receiving data, this value allow the user to request a certain amount of data frames to be delivered to the 'get' functions

- arg 3 : mk3error* in order to set the error state of the function (if any)
- return: mk3array* newly created 'mk3array' (to be deleted using 'mk3array_delete')

4.3.2 mk3array_comminit

Create the communication socket between the local system and the Mk3.

```
void mk3array_comminit(mk3array *it, const char *dip, mk3error *err);
```

- arg 1 : mk3array* 'mk3array' handle
- arg 2 : const char* the IP address of the Mk3 to connect to
- arg 3 : mk3error* error state of function (if any)
- return: void

4.3.3 mk3array_ask_speed

Query the Mk3 (if no value was set by the user) to check the current value of the sampling rate (== capture 'speed')

```
int mk3array_ask_speed(mk3array *it, mk3error *err);
```

- arg 1 : mk3array* 'mk3array' handle
- arg 2 : mk3error* error state of function (if any)
- return: int one of 'mk3array_speed_22K' or 'mk3array_speed_44K'

4.3.4 mk3array_set_speed

Set the Mk3 sampling rate

```
void mk3array_set_speed(mk3array *it, int speed, mk3error *err);
```

- arg 1 : mk3array* 'mk3array' handle
- arg 2 : int one of 'mk3array_speed_22K' or 'mk3array_speed_44K'
- arg 3 : mk3error* error state of function (if any)
- return: void

4.3.5 `mk3array_ask_slave`

Query the Mk3 (if no value was set by the user) to check the current value of the "slave" mode ("true", the Mk3 clock is slave to an external clock, ...)

```
int mk3array_ask_slave(mk3array *it, mk3error *err)
```

- arg 1 : `mk3array*` 'mk3array' handle
- arg 2 : `mk3error*` error state of function (if any)
- return: int one of 'mk3_true' or 'mk3_false'

4.3.6 `mk3array_set_slave`

Set the "slave" mode (warning: can not check that there is an external clock)

```
void mk3array_set_slave(mk3array *it, int slave, mk3error *err);
```

- arg 1 : `mk3array*` 'mk3array' handle
- arg 2 : int one of 'mk3_true' or 'mk3_false'
- arg 3 : `mk3error*` error state of function (if any)
- return: void

4.3.7 `mk3array_ask_id`

Return the value of the 'id' of the Mk3 (requested during commit)

```
int mk3array_ask_id(mk3array *it, mk3error *err);
```

- arg 1 : `mk3array*` 'mk3array' handle
- arg 2 : `mk3error*` error state of function (if any)
- return: int

4.3.8 `mk3array_ask_promnb`

Set 'arg 2' of `mk3array` with the value of the 'prom_nb' (requested during commit)

```
void mk3array_ask_promnb(mk3array *it, char *promnb, mk3error *err);
```

- arg 1 : `mk3array*` 'mk3array' handle

- arg 2 : char* address of a char[9] (at least: 8 for info + '\0')
- arg 3 : mk3error* error state of function (if any)
- return: void

4.3.9 mk3array_initparams

Check that 'speed' and 'slave' are set then advance automaton

```
void mk3array_initparams(mk3array *it, mk3error *err);
```

- arg 1 : mk3array* 'mk3array' handle
- arg 2 : mk3error* error state of function (if any)
- return: void

4.3.10 mk3array_initparams_wp

Set 'speed' and 'slave', then advance automaton. This is useful as it allows to initialize all the required parameters in one function. Mostly used when one knows the settings under which the capture will be performed. Note: wp = With Parameters

```
void mk3array_initparams_wp(mk3array *it, int speed, int slave, mk3error *err);
```

- arg 1 : mk3array* 'mk3array' handle
- arg 2 : int one of 'mk3array_speed_22K' or 'mk3array_speed_44K'
- arg 3 : int one of 'mk3_true' or 'mk3_false'
- arg 4 : mk3error* error state of function (if any)
- return: void

4.3.11 mk3array_fix_drop_X_first_frames

Set the internal value for dropping a certain number of frames.

```
void mk3array_fix_drop_X_first_frames(mk3array *it, int X, mk3error *err);
```

- arg 1 : mk3array* 'mk3array' handle
- arg 2 : int X value (in number of samples)

- arg 3 : mk3error* error state of function (if any)
- return: void

4.3.12 mk3array_display_warnings

Set the internal value for printing to 'stderr' when an specific situation is encountered (buffer overflow, lost packets)

```
void mk3array_display_warnings(mk3array *it, int truefalse, mk3error *err);
```

- arg 1 : mk3array* 'mk3array' handle
- arg 2 : int one of 'mk3_true' or 'mk3_false'
- arg 3 : mk3error* error state of function (if any)
- return: void

4.3.13 mk3array_normalize

If used, this function will force a normalization procedure to be applied on the captured data using data created for this particular microphone array by the mean/standard deviation file creator.

```
void mk3array_normalize(mk3array *it, FILE* mean_fd, FILE* stdev_fd, mk3error *err);
```

- arg 1 : mk3array* 'mk3array' handle
- arg 2 : FILE* file handle for the 'mean' correction information
- arg 3 : FILE* file handle for the 'standard deviation' information
- arg 4 : mk3error* error state of function (if any)
- return: void

4.3.14 mk3array_capture_on

Starts data capture on the Mk3

```
void mk3array_capture_on(mk3array *it, mk3error *err);
```

- arg 1 : mk3array* 'mk3array' handle
- arg 2 : mk3error* error state of function (if any)
- return: void

4.3.15 `mk3array_wait_capture_started`

Blocking operation: Wait for capture 'status' to be set before returning

```
void mk3array_wait_capture_started(mk3array *it, mk3error *err);
```

- arg 1 : `mk3array*` 'mk3array' handle
- arg 2 : `mk3error*` 'mk3error' handle
- return: void

4.3.16 `mk3array_get_databuffer`

Get the next available databuffer (blocking)

```
void mk3array_get_databuffer(mk3array *it, char *databuffer, struct timespec *timestamp, mk3error *err);
```

- arg 1 : `mk3array*` 'mk3array' handle
- arg 2 : `char*` pointer to the "data buffer" location in which to copy the data
- arg 3 : `timespec*` pointer to a locally created 'timespec' that will contain the timespec detailing the capture time of the requested buffer
- arg 4 : `mk3error*` error state of function (if any)
- return: void

4.3.17 `mk3array_get_databuffer_nonblocking`

Get the next available databuffer (non-blocking), and move to cursor to next.

```
int mk3array_get_databuffer_nonblocking(mk3array *it, char *db, struct timespec *ts, mk3error *err);
```

- arg 1 : `mk3array*` 'mk3array' handle
- arg 2 : `char*` pointer to the "data buffer" location in which to copy the data
- arg 3 : `timespec*` pointer to a locally created 'timespec' that will contain the timespec detailing the capture time of the requested buffer (a 'NULL' value means do not return the corresponding timestamp)

- arg 4 : mk3error* error state of function (if any)
- return: int 'mk3_false' if no data was read / 'mk3_true' otherwise

4.3.18 mk3array_get_current_databuffer_timestamp

Get the next available timestamp (blocking), but do not consider the databuffer as read (one can either 'skip' or 'get' it there after)

```
void mk3array_get_current_databuffer_timestamp(mk3array *it, struct timespec *ts, mk3error *err);
```

- arg 1 : mk3array* 'mk3array' handle
- arg 2 : timespec* pointer to a locally created 'timespec' that will contain the timespec detailing the capture time of the requested buffer
- arg 3 : mk3error* error state of function (if any)
- return: void

4.3.19 mk3array_skip_current_databuffer

Consider the next available databuffer read and move cursor to next.

```
void mk3array_skip_current_databuffer(mk3array *it, mk3error *err);
```

- arg 1 : mk3array* 'mk3array' handle
- arg 2 : mk3error* error state of function (if any)
- return: void

4.3.20 mk3array_check_databuffer_overflow

Check if an ring buffer overflow occurred for 'databuffer' access

```
int mk3array_check_databuffer_overflow(mk3array* it, mk3error *err);
```

- arg 1 : mk3array* 'mk3array' handle
- arg 2 : mk3error* error state of function (if any)
- return: int 'mk3_false' or 'mk3_true' dependent on overflow of internal structure

4.3.21 `mk3array_check_lostdataframes`

Return an 'int' containing the total number of data frames lost since the beginning of the capture (reminder: 1 network frame = 5 data frames)

```
int mk3array_check_lostdataframes(mk3array *it, mk3error *err);
```

- arg 1 : mk3array* 'mk3array' handle
- arg 2 : mk3error* error state of function (if any)
- return: int total number of data frames lost so far

4.3.22 `mk3array_check_capture_ok`

Check that no error are occurring in the capture process

```
int mk3array_check_capture_ok(mk3array *it, mk3error *err);
```

- arg 1 : mk3array* 'mk3array' handle
- arg 2 : mk3error* error state of function (if any)
- return: int 'mk3_true' if capture ok, 'mk3_false' otherwise

4.3.23 `mk3array_capture_off`

Stops data capture on the Mk3

```
void mk3array_capture_off(mk3array *it, mk3error *err);
```

- arg 1 : mk3array* 'mk3array' handle
- arg 2 : mk3error* error state of function (if any)
- return: void

4.3.24 `mk3array_delete`

The function frees memory used by the 'mk3array'

```
void mk3array_delete(mk3array* it, mk3error *err);
```

- arg 1 : mk3array* 'mk3array' handle
- arg 2 : mk3error* error state of function (if any)
- return: void

4.3.25 How to use it

An example can be found in mk3cap folder.

The normal course of action of the program should be to call these functions in sequence:

- 1: mk3array_create
- 2: mk3array_comminit
- 3: mk3array_initparams
- 4: mk3array_capture_on
- 5: mk3array_get_databuffer
- 6: mk3array_capture_off
- 7: mk3array_delete

5 The box.

In this section, we are going to explore how to make the box (cf figure 39 and figure 40) around the Microphone Array Mark III.




Figure 39: Isometric view of the box.




Figure 40: Filar isometric view of the box.

5.1 Material needed

It was discovered that a metal box is a necessity to reduce any kind of interferences. It should also be connected to the ground through the cable provided for it.

5.2 Dimensions

In order to get a better idea of the inside the figure 44 presents a view without the top and rear boards.

FRONT VIEW




Figure 41: Front view of the box.

TOP




Figure 42: Top view of the box.

RIGHT




Figure 43: Right view of the box.




Figure 44: Right view of the box.