Skip to main content

NOTICE: Due to a lapse in annual appropriations, most of this website is not being updated. Learn more.

Form submissions will still be accepted but will not receive responses at this time. Sections of this site for programs using non-appropriated funds (such as NVLAP) or those that are excepted from the shutdown (such as CHIPS and NVD) will continue to be updated.

U.S. flag

An official website of the United States government

Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

Broadband impedance parameters of assymetric coupled CMOS interconnects: new closed-form expressions and comparison with measurements

Published

Author(s)

Amy Luoh, Uwe Arz, Hartmut Grabinski, Dylan Williams, Dave K. Walker, Andreas Weisshaar

Abstract

New broadband closed-form expressions for the frequency-dependent impedance parameters of asymmetric coupled coplanar interconnects on a conductive silicon substrate are developed. The closed-form expressions are based on a complex image approach to account for eddy-current loss in the substrate and incorporate the effect of substrate contacts in the ground lines. The closed-form expressions for asymmetric coupled interconnects fabricated in a CMOS process generally agree well with measurements. To further investigate small differences between the model and measurement results, the important of skin-and proximity-effect in the closely spaced conductors is also examined.
Proceedings Title
Electrical Performance of Electronic Packaging
Conference Dates
October 27-29, 2003
Conference Location
Princeton, NJ, US

Keywords

coupled line, differential transmission line, image, lossy substrate, silicon

Citation

Luoh, A. , Arz, U. , Grabinski, H. , Williams, D. , Walker, D. and Weisshaar, A. (2003), Broadband impedance parameters of assymetric coupled CMOS interconnects: new closed-form expressions and comparison with measurements, Electrical Performance of Electronic Packaging, Princeton, NJ, US, [online], https://tsapps.nist.gov/publication/get_pdf.cfm?pub_id=31270 (Accessed October 9, 2025)

Issues

If you have any questions about this publication or are having problems accessing it, please contact [email protected].

Created October 28, 2003, Updated October 12, 2021
Was this page helpful?