Kitching, J.
, Knappe, S.
, Liew, L.
, Schwindt, P.
, Shah, V.
, Moreland, J.
and Hollberg, L.
(2004),
Power dissipation in a vertically-integrated chip-scale atomic clock, 2004 Joint Mtg. IEEE Intl. Freq. Cont. Symp. and Ultrasonics, Ferroelectrics, and Frequency Control Conf. , Montreal, CA
(Accessed December 26, 2024)
Official websites use .gov
A .gov website belongs to an official government organization in the United States.
Secure .gov websites use HTTPS
A lock (
) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.
Power dissipation in a vertically-integrated chip-scale atomic clock
Published
Author(s)
, , Li-Anne Liew, Peter D. Schwindt, , John Moreland,
Proceedings Title
2004 Joint Mtg. IEEE Intl. Freq. Cont. Symp. and Ultrasonics, Ferroelectrics, and Frequency Control Conf.
Conference Dates
August 24-27, 2004
Conference Location
Montreal, CA
Conference Title
Proc. 2004 Joint Mtg. IEEE Intl. Freq. Cont. Symp. and Ultrasonics, Ferroelectrics, and Frequency Control Conf.
Pub Type
Conferences
Citation
Issues
If you have any questions about this publication or are having problems accessing it, please contact reflib@nist.gov.
Created January 1, 2004, Updated February 17, 2017