U.S. flag

An official website of the United States government

Official websites use .gov
A .gov website belongs to an official government organization in the United States.

Secure .gov websites use HTTPS
A lock ( ) or https:// means you’ve safely connected to the .gov website. Share sensitive information only on official, secure websites.

Information Technology / Artificial intelligence

Hardware for AI

Projects/Programs

Displaying 1 - 10 of 10
circuit

Emerging Hardware for Artificial Intelligence

Ongoing
Here is a brief description of our work with links to recent papers from our investigations, broadly classified as experimental and modeling. A brief overview of Josephson junction-based bio-inspired computing can be found in our review article. Experimental We have facilities to develop our devices
Microscope image of a crossbar array

Hardware Accelerators for Neural Networks

Ongoing
One promising candidate for building a hardware accelerator comes from the field of spintronics, where information is carried by electronic spin rather than charge. Magnetic tunnel junctions are particularly suited because of their multifunctionality and compatibility with standard integrated
Temporal Chip

Hardware Accelerators for Statistical Computing

Ongoing
Finding good solutions to many hard problems, like combinatorial optimization and traveling salesman problems, counterintuitively requires making the estimated solution worse before making it better. This situation results from many hard problems having many “solutions” that cannot be improved
Small array of transistors designed for single device integration.

Integrated CMOS Testbeds for Nanoelectronics and Machine Learning

Ongoing
The increasingly complex device requirements for next-generation computing architectures such as neuromorphic computing or nanoelectronic machine learning accelerators present challenges for researchers across the spectrum of institutions, from small businesses and universities to government
EBIC Current

Neuromorphic Device Measurements

Ongoing
One type of device that is emerging as an attractive artificial synapse is the resistive switch, or memristor. These devices, which usually consist of a thin layer of oxide between two electrodes, have conductivity that depends on their history of applied voltage, and thus have highly nonlinear
He4 cryostat

Physics and Hardware for Intelligence

Ongoing
Our work in this area can be separated into two categories: conceptual and experimental. Please read our publications linked below for more information. Experimental: Our latest generation of synaptic circuits are described in a 2024 paper published in APL Machine Learning. These circuits are our
The Daffodil Board

Prototyping Platforms for Emerging Technologies

Ongoing
Emerging technologies aim to overcome traditional memory limitations with higher density, lower power consumption, faster read/write speeds, better endurance, and lower cost [2]. Many new candidate memory elements are analog or stochastic, requiring new testing infrastructure, and the context of
Fig. 1. Die containing 285 superparamagnetic tunnel junctions.

Spintronics for Neuromorphic Computing

Ongoing
Magnetic tunnel junctions (see Fig. 1) consist of two thin films of ferromagnetic material separated by a few atomic layers of an insulating material. The insulator is so thin that electrons can tunnel quantum mechanically through it. The rate at which the electrons tunnel is affected by the
Fig. 1. Time re-Envisioned: Not a biproduct of computation but the domain in which information is encoded. Leads to different mathematical functions becoming energy efficient primitives.

Temporal Computing

Ongoing
In standard integrated circuits, information that is coded as ones and zeros is implemented by voltages on wires being high or low. The circuits consume energy during transitions between these voltages. Binary numbers have a voltage per bit so there are a lot of transitions each time a number

Training and optimization of hardware neural networks

Ongoing
The goal of this project is to develop a general method that can train many different types of neural networks, and to demonstrate and evaluate their performance on new emerging hardware. We aim to develop and demonstrate training on diverse hardware platforms, and in the presence of realistic noise